<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic OCRAM memory aliasing in imx6q in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/OCRAM-memory-aliasing-in-imx6q/m-p/657528#M100871</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;HI,&lt;/P&gt;&lt;P&gt;I read in the manual (IMX6DQRM) that " Memory alias is also supported for on-chip RAM. Address from 0x00940000 to&lt;BR /&gt;0x009FFFFF are alias addresses for it, any read/write operation to this area will be&amp;nbsp;mapped back to the 256 Kbytes area.". How is this mapped? I mean, the OCRAM is 0.25MB and the alias memory is 0.75MB. Is there 3 address location, that may be mapped to the OCRAM area?&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Ajmal&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 14 Nov 2016 11:29:08 GMT</pubDate>
    <dc:creator>ajmalali</dc:creator>
    <dc:date>2016-11-14T11:29:08Z</dc:date>
    <item>
      <title>OCRAM memory aliasing in imx6q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/OCRAM-memory-aliasing-in-imx6q/m-p/657528#M100871</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;HI,&lt;/P&gt;&lt;P&gt;I read in the manual (IMX6DQRM) that " Memory alias is also supported for on-chip RAM. Address from 0x00940000 to&lt;BR /&gt;0x009FFFFF are alias addresses for it, any read/write operation to this area will be&amp;nbsp;mapped back to the 256 Kbytes area.". How is this mapped? I mean, the OCRAM is 0.25MB and the alias memory is 0.75MB. Is there 3 address location, that may be mapped to the OCRAM area?&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Ajmal&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 14 Nov 2016 11:29:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/OCRAM-memory-aliasing-in-imx6q/m-p/657528#M100871</guid>
      <dc:creator>ajmalali</dc:creator>
      <dc:date>2016-11-14T11:29:08Z</dc:date>
    </item>
    <item>
      <title>Re: OCRAM memory aliasing in imx6q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/OCRAM-memory-aliasing-in-imx6q/m-p/657529#M100872</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Not something I have looked at before, but it should be very easy to test/verify.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;From the description I would expect there are four regions all identical -&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;0x00900000 - 0x0093ffff&lt;/P&gt;&lt;P&gt;0x00940000 - 0x0097ffff&lt;/P&gt;&lt;P&gt;0x00980000 - 0x009bffff&lt;/P&gt;&lt;P&gt;0x009c0000 - 0x009fffff&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You should be able to test this quickly with a debugger or uboot (mm, md commands).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Ross&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 14 Nov 2016 12:04:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/OCRAM-memory-aliasing-in-imx6q/m-p/657529#M100872</guid>
      <dc:creator>RossMcLuckie</dc:creator>
      <dc:date>2016-11-14T12:04:05Z</dc:date>
    </item>
  </channel>
</rss>

