<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: IMX6 - DDR3 Calibration Issue</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-DDR3-Calibration-Issue/m-p/653760#M100083</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Gopu&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;failing with high frequncies may be related to board noise and layout.&lt;/P&gt;&lt;P&gt;One can try to tweak drive strength settings both i.MX6 and ddr memory.&lt;/P&gt;&lt;P&gt;Also recommended to check power supplies, ripples should be &amp;lt;5%&lt;/P&gt;&lt;P&gt;as defined in&amp;nbsp;Table 2-6. Power and decouple recommendations i.MX6 System&lt;/P&gt;&lt;P&gt;Development User’s Guide &lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fcache.freescale.com%2Ffiles%2F32bit%2Fdoc%2Fuser_guide%2FIMX6DQ6SDLHDG.pdf" rel="nofollow" target="_blank"&gt;http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Mar 2017 10:51:15 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2017-03-15T10:51:15Z</dc:date>
    <item>
      <title>IMX6 - DDR3 Calibration Issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-DDR3-Calibration-Issue/m-p/653759#M100082</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;We are using imx6 (cortex- A9) board with the following configuration&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;CPU configuration :&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;Cores enabled : one&lt;BR /&gt; DDR3 Clock : 528MHz&lt;BR /&gt; ARM Core clock : 996MHz&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;mmu configuration for ARM:&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;mmu &amp;nbsp; - enabled&lt;BR /&gt; L1 data cache - enabled&lt;BR /&gt; L1 instruction cache - enabled&lt;BR /&gt; D-side prefetch - enabled&lt;BR /&gt; Branch prediction -&amp;nbsp;enabled&lt;BR /&gt; L2 cache - disabled&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;&lt;BR /&gt; We also used DDR calibration data from the sabre board sdk. With the above configuration system is not stable. The system works only when ARM core clock is reduced to 900 MHz. We are not able to increase the ARM core clock from 900MHz to 996Mhz.&lt;/P&gt;&lt;P style="padding-left: 60px;"&gt;We again, calibrated the DDR using the stress test tool, with the following configuration for the device and the system.&lt;BR /&gt; &lt;BR /&gt; &lt;BR /&gt; Input provided through GUI : &lt;BR /&gt; DDR frequency : 528Mhz&lt;BR /&gt; MR Value(Hex) : 0004&lt;BR /&gt; &lt;BR /&gt; Device Information &lt;BR /&gt; &lt;BR /&gt; Manufacturer : Micron&lt;BR /&gt; Memory part number : MT41K256M16HA-125 XIT:E&lt;BR /&gt; Memory type : DDR3-1600&lt;BR /&gt; DRAM density (Gb) 4&lt;BR /&gt; DRAM Bus Width 16&lt;BR /&gt; Number of Banks 8&lt;BR /&gt; Number of ROW Addresses 15&lt;BR /&gt; Number of COLUMN Addresses 10&lt;BR /&gt; Page Size (K) 2&lt;BR /&gt; Self-Refresh Temperature (SRT) Normal&lt;BR /&gt; tRCD=tRP=CL (ns) 13.75&lt;BR /&gt; tRC Min (ns) 48.75&lt;BR /&gt; tRAS Min (ns) 35&lt;/P&gt;&lt;P style="padding-left: 60px;"&gt;System Information&lt;/P&gt;&lt;P style="padding-left: 60px;"&gt;i.Mx Part i.Mx6D&lt;BR /&gt; Bus Width 64&lt;BR /&gt; Density per chip select (Gb) 16&lt;BR /&gt; Number of Chip Selects used 1&lt;BR /&gt; Total DRAM Density (Gb) 16&lt;BR /&gt; DRAM Clock Freq (MHz) 528&lt;BR /&gt; DRAM Clock Cycle Time (ns) 1.894&lt;BR /&gt; Address Mirror (for CS1) Disable&lt;BR /&gt; &lt;BR /&gt; SI Configuration&lt;BR /&gt; &lt;BR /&gt; DRAM DSE Setting - DQ/DQM (ohm) 48&lt;BR /&gt; DRAM DSE Setting - ADDR/CMD/CTL (ohm) 48&lt;BR /&gt; DRAM DSE Setting - CK (ohm) 48&lt;BR /&gt; DRAM DSE Setting - DQS (ohm) 48&lt;BR /&gt; System ODT Setting (ohm) 120&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;&lt;BR /&gt; With the above configuration system is still not stable, when ARM core clock is set to 996MHz. The system works only when ARM core clock is reduced to 900 MHz. We are not able to increase the ARM core clock from 900MHz to 996Mhz.&lt;BR /&gt; &lt;BR /&gt; Kindly find attached the script file, which is used to calibrate the DDR.&lt;BR /&gt; &lt;BR /&gt;Thanks,&lt;/P&gt;&lt;P&gt;Gopu&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Original Attachment has been moved to: &lt;A _jive_internal="true" href="https://community.nxp.com/docs/DOC-336351"&gt;DDR_Script.inc.zip&lt;/A&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Mar 2017 07:18:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-DDR3-Calibration-Issue/m-p/653759#M100082</guid>
      <dc:creator>gopus</dc:creator>
      <dc:date>2017-03-15T07:18:53Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 - DDR3 Calibration Issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-DDR3-Calibration-Issue/m-p/653760#M100083</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Gopu&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;failing with high frequncies may be related to board noise and layout.&lt;/P&gt;&lt;P&gt;One can try to tweak drive strength settings both i.MX6 and ddr memory.&lt;/P&gt;&lt;P&gt;Also recommended to check power supplies, ripples should be &amp;lt;5%&lt;/P&gt;&lt;P&gt;as defined in&amp;nbsp;Table 2-6. Power and decouple recommendations i.MX6 System&lt;/P&gt;&lt;P&gt;Development User’s Guide &lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fcache.freescale.com%2Ffiles%2F32bit%2Fdoc%2Fuser_guide%2FIMX6DQ6SDLHDG.pdf" rel="nofollow" target="_blank"&gt;http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Mar 2017 10:51:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-DDR3-Calibration-Issue/m-p/653760#M100083</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-03-15T10:51:15Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 - DDR3 Calibration Issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-DDR3-Calibration-Issue/m-p/653761#M100084</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;BR /&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; Thanks for the valuable information. We ensured that these conditions are taken care.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Here are some addition to our observation.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; We set the ARM core clock to 950Mhz, and used the calibrated values for DDR configuration.&amp;nbsp;&lt;BR /&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; With the calibrated values we tested at temperature chamber for -20 degee celcius to +85 degee celcius. &lt;BR /&gt; But the &lt;STRONG&gt;system aborts at negative temperature&lt;/STRONG&gt; (around -5 degree Celsius ).&lt;BR /&gt; &lt;STRONG&gt;Does these calibrated values have any impact for the temperature ?&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt; Do we need to calibrate the board, after bringing it to a certain temperature ?&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Thanks and regards,&lt;BR /&gt;Gopu&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Mar 2017 08:53:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-DDR3-Calibration-Issue/m-p/653761#M100084</guid>
      <dc:creator>gopus</dc:creator>
      <dc:date>2017-03-16T08:53:32Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 - DDR3 Calibration Issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-DDR3-Calibration-Issue/m-p/653762#M100085</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;aborts at negative temperature may mean that drive strength&lt;/P&gt;&lt;P&gt;is too high.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Mar 2017 10:33:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-DDR3-Calibration-Issue/m-p/653762#M100085</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-03-16T10:33:43Z</dc:date>
    </item>
  </channel>
</rss>

