<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>High Performance Analog Front End InterfacesのトピックRe: PCA2131: AF (Alarm Flag) in Control Register 2 will not be able to clear</title>
    <link>https://community.nxp.com/t5/High-Performance-Analog-Front/PCA2131-AF-Alarm-Flag-in-Control-Register-2-will-not-be-able-to/m-p/2393678#M208</link>
    <description>&lt;P&gt;Hi Vikas,&lt;/P&gt;
&lt;P&gt;thank you for confirmation.&amp;nbsp;Given the PCA2131 behavior described in the datasheet, and assuming AE_S/AE_M/AE_H/AE_D/AE_W are all 1. it does not look&amp;nbsp;the RTC is legitimately re-triggering AF. Most likely cause is bitfield ordering mismatch. Could you please catch and share the scopes of the three reading, writing SPI messages? To confirm the timing and registers/bits written and read.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="JozefKozon_2-1783678052638.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/391996i653BF2E7FE9DBBB6/image-size/medium?v=v2&amp;amp;px=400" role="button" title="JozefKozon_2-1783678052638.png" alt="JozefKozon_2-1783678052638.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;With Best Regards,&lt;/P&gt;
&lt;P&gt;Jozef&lt;/P&gt;</description>
    <pubDate>Fri, 10 Jul 2026 10:07:44 GMT</pubDate>
    <dc:creator>JozefKozon</dc:creator>
    <dc:date>2026-07-10T10:07:44Z</dc:date>
    <item>
      <title>PCA2131: AF (Alarm Flag) in Control Register 2 will not be able to clear</title>
      <link>https://community.nxp.com/t5/High-Performance-Analog-Front/PCA2131-AF-Alarm-Flag-in-Control-Register-2-will-not-be-able-to/m-p/2393538#M205</link>
      <description>&lt;P&gt;Hi everyone,&lt;/P&gt;&lt;P&gt;I am currently integrating the &lt;STRONG&gt;PCA2131&lt;/STRONG&gt; Automotive RTC into a Battery Management System (BMS).&lt;/P&gt;&lt;P&gt;I am encountering a persistent issue where the Alarm Flag (AF, bit 4 of Control_2 register 01h) is stuck high. Basic SPI communication is functioning perfectly-I can successfully set and read the time registers without issue. However, I cannot clear the AF flag during initialization.&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Important Context:&lt;/STRONG&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;I have already ensured that all Alarm Enable (AE_X) bits in the alarm registers (0Ah through 0Eh) are set to 1 (disabled) prior to attempting to clear the AF flag.&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;STRONG&gt;The sequence I am executing:&lt;/STRONG&gt;&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;&lt;P&gt;Read Control_2 (Register 01h). The AF bit reads as 1.&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;Clear the flag by setting AF = 0 and AIE = 0 in my local struct.&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;Write the modified byte back to Control_2.&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;Read Control_2 again. The AF bit is still 1.&lt;/P&gt;&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;I have attached screenshots from my debug session showing the register states before clearing, during the clear operation, and after reading it back.&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;My Questions:&lt;/STRONG&gt;&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;&lt;P&gt;Given that all AE_X bits are disabled, what other internal conditions could force the AF flag to immediately re-assert (or prevent it from clearing)?&lt;/P&gt;&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;Any insights or recommendations would be greatly appreciated!&lt;/P&gt;</description>
      <pubDate>Fri, 10 Jul 2026 08:01:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/High-Performance-Analog-Front/PCA2131-AF-Alarm-Flag-in-Control-Register-2-will-not-be-able-to/m-p/2393538#M205</guid>
      <dc:creator>vikasgupta</dc:creator>
      <dc:date>2026-07-10T08:01:39Z</dc:date>
    </item>
    <item>
      <title>Re: PCA2131: AF (Alarm Flag) in Control Register 2 will not be able to clear</title>
      <link>https://community.nxp.com/t5/High-Performance-Analog-Front/PCA2131-AF-Alarm-Flag-in-Control-Register-2-will-not-be-able-to/m-p/2393577#M206</link>
      <description>&lt;P&gt;Hi Vikas,&lt;/P&gt;
&lt;P&gt;please double check the Alarm registers. These registers have address 0Eh to 12h.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="JozefKozon_0-1783672873300.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/391982i2A11ADC577311096/image-size/medium?v=v2&amp;amp;px=400" role="button" title="JozefKozon_0-1783672873300.png" alt="JozefKozon_0-1783672873300.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="JozefKozon_1-1783672931555.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/391984i2A1B8614ABBB452B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="JozefKozon_1-1783672931555.png" alt="JozefKozon_1-1783672931555.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Please try to set all the AE_x bits to 1 again.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;With Best Regards,&lt;/P&gt;
&lt;P&gt;Jozef&lt;/P&gt;</description>
      <pubDate>Fri, 10 Jul 2026 08:43:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/High-Performance-Analog-Front/PCA2131-AF-Alarm-Flag-in-Control-Register-2-will-not-be-able-to/m-p/2393577#M206</guid>
      <dc:creator>JozefKozon</dc:creator>
      <dc:date>2026-07-10T08:43:00Z</dc:date>
    </item>
    <item>
      <title>Re: PCA2131: AF (Alarm Flag) in Control Register 2 will not be able to clear</title>
      <link>https://community.nxp.com/t5/High-Performance-Analog-Front/PCA2131-AF-Alarm-Flag-in-Control-Register-2-will-not-be-able-to/m-p/2393596#M207</link>
      <description>Oops, sorry for the typo! The correct address is 0Eh to 12h. I just double-checked, and I did have it correct in my code, so it was just a mistake in my message.</description>
      <pubDate>Fri, 10 Jul 2026 09:15:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/High-Performance-Analog-Front/PCA2131-AF-Alarm-Flag-in-Control-Register-2-will-not-be-able-to/m-p/2393596#M207</guid>
      <dc:creator>vikasgupta</dc:creator>
      <dc:date>2026-07-10T09:15:57Z</dc:date>
    </item>
    <item>
      <title>Re: PCA2131: AF (Alarm Flag) in Control Register 2 will not be able to clear</title>
      <link>https://community.nxp.com/t5/High-Performance-Analog-Front/PCA2131-AF-Alarm-Flag-in-Control-Register-2-will-not-be-able-to/m-p/2393678#M208</link>
      <description>&lt;P&gt;Hi Vikas,&lt;/P&gt;
&lt;P&gt;thank you for confirmation.&amp;nbsp;Given the PCA2131 behavior described in the datasheet, and assuming AE_S/AE_M/AE_H/AE_D/AE_W are all 1. it does not look&amp;nbsp;the RTC is legitimately re-triggering AF. Most likely cause is bitfield ordering mismatch. Could you please catch and share the scopes of the three reading, writing SPI messages? To confirm the timing and registers/bits written and read.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="JozefKozon_2-1783678052638.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/391996i653BF2E7FE9DBBB6/image-size/medium?v=v2&amp;amp;px=400" role="button" title="JozefKozon_2-1783678052638.png" alt="JozefKozon_2-1783678052638.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;With Best Regards,&lt;/P&gt;
&lt;P&gt;Jozef&lt;/P&gt;</description>
      <pubDate>Fri, 10 Jul 2026 10:07:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/High-Performance-Analog-Front/PCA2131-AF-Alarm-Flag-in-Control-Register-2-will-not-be-able-to/m-p/2393678#M208</guid>
      <dc:creator>JozefKozon</dc:creator>
      <dc:date>2026-07-10T10:07:44Z</dc:date>
    </item>
    <item>
      <title>Re: PCA2131: AF (Alarm Flag) in Control Register 2 will not be able to clear</title>
      <link>https://community.nxp.com/t5/High-Performance-Analog-Front/PCA2131-AF-Alarm-Flag-in-Control-Register-2-will-not-be-able-to/m-p/2393761#M209</link>
      <description>Hi Jozef,&lt;BR /&gt;&lt;BR /&gt;Thank you for your support and for pointing me in the right direction.&lt;BR /&gt;&lt;BR /&gt;I checked the SPI messages using the picoscope and verified that the hardware values were correct. Following your suggestion, I debugged my code further and confirmed that the root cause was indeed a bitfield ordering mismatch.&lt;BR /&gt;&lt;BR /&gt;I have fixed the mismatch, and the issue is now fully resolved. Thanks again for your help!&lt;BR /&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;Vikas</description>
      <pubDate>Fri, 10 Jul 2026 13:09:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/High-Performance-Analog-Front/PCA2131-AF-Alarm-Flag-in-Control-Register-2-will-not-be-able-to/m-p/2393761#M209</guid>
      <dc:creator>vikasgupta</dc:creator>
      <dc:date>2026-07-10T13:09:43Z</dc:date>
    </item>
  </channel>
</rss>

