<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic SWI and SYS interrupts configuration in processor export  in CodeWarrior for MCU</title>
    <link>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788207#M14682</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have generated SWI and SYS interrupts using processor export &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-&amp;gt;In modules -&amp;gt;vector table -&amp;gt;Vsys,Vswi configured and code generated .while building code its saying functions undefined in Vswi.c file contain definition but its commented ..is their any problem to create Vswi,Vsys.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;if no can pls help me to crate interrupts and code generation&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;Rajesh&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 14 Aug 2018 12:22:09 GMT</pubDate>
    <dc:creator>rajesh057</dc:creator>
    <dc:date>2018-08-14T12:22:09Z</dc:date>
    <item>
      <title>SWI and SYS interrupts configuration in processor export</title>
      <link>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788207#M14682</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have generated SWI and SYS interrupts using processor export &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-&amp;gt;In modules -&amp;gt;vector table -&amp;gt;Vsys,Vswi configured and code generated .while building code its saying functions undefined in Vswi.c file contain definition but its commented ..is their any problem to create Vswi,Vsys.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;if no can pls help me to crate interrupts and code generation&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;Rajesh&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 Aug 2018 12:22:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788207#M14682</guid>
      <dc:creator>rajesh057</dc:creator>
      <dc:date>2018-08-14T12:22:09Z</dc:date>
    </item>
    <item>
      <title>Re: SWI and SYS interrupts configuration in processor export</title>
      <link>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788208#M14683</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Rajesh,&lt;BR /&gt;&lt;BR /&gt;Could you tell us which MCU are you using?&lt;BR /&gt;&lt;BR /&gt;Thanks in advance!&lt;BR /&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Carlos Mendoza&lt;BR /&gt;Technical Support EngineerRajesh&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 Aug 2018 15:19:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788208#M14683</guid>
      <dc:creator>Carlos_Mendoza</dc:creator>
      <dc:date>2018-08-14T15:19:06Z</dc:date>
    </item>
    <item>
      <title>Re: SWI and SYS interrupts configuration in processor export</title>
      <link>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788209#M14684</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Carlos,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am using MC9S12ZVC192 MICRICONTOLLER and code warrior tool .&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Rajesh Kota&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Aug 2018 05:33:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788209#M14684</guid>
      <dc:creator>rajesh057</dc:creator>
      <dc:date>2018-08-16T05:33:37Z</dc:date>
    </item>
    <item>
      <title>Re: SWI and SYS interrupts configuration in processor export</title>
      <link>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788210#M14685</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Carlos,&lt;/P&gt;&lt;P&gt;Hi can I get what and all cover under SYS interrupt and SWI interrupt ..any special document on sys and swi apart data sheet and Instruction set.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks ,&lt;/P&gt;&lt;P&gt;Rajesh Kota&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Aug 2018 05:52:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788210#M14685</guid>
      <dc:creator>rajesh057</dc:creator>
      <dc:date>2018-08-16T05:52:35Z</dc:date>
    </item>
    <item>
      <title>Re: SWI and SYS interrupts configuration in processor export</title>
      <link>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788211#M14686</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Rajesh,&lt;/P&gt;&lt;P&gt;You can enable these two interrupts&amp;nbsp; in CPU properties. then generate pe code, you will see the related vector and&amp;nbsp; interrupt function generated. See attached video.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/63052iD1FF7D47FBA8CDF6/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Jennie Zhang&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Aug 2018 08:40:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788211#M14686</guid>
      <dc:creator>ZhangJennie</dc:creator>
      <dc:date>2018-08-16T08:40:04Z</dc:date>
    </item>
    <item>
      <title>Re: SWI and SYS interrupts configuration in processor export</title>
      <link>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788212#M14687</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="1.GIF"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/63056iC8060E474EA1EC3C/image-size/large?v=v2&amp;amp;px=999" role="button" title="1.GIF" alt="1.GIF" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="2.GIF"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/63106iD0C5D9AB7E1B3971/image-size/large?v=v2&amp;amp;px=999" role="button" title="2.GIF" alt="2.GIF" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="4.GIF"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/63153i77393BAD4FC083C2/image-size/large?v=v2&amp;amp;px=999" role="button" title="4.GIF" alt="4.GIF" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="5.GIF"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/63194iB8F32D68C2256AE7/image-size/large?v=v2&amp;amp;px=999" role="button" title="5.GIF" alt="5.GIF" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Hi pls find the above pics I can able create interrupts from components ...but ur suggestion in cpu component inspector is it both are same .&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;S12zvc have any core self test functionality check .on of the document saying having SCST module for S12ZVC.&lt;/P&gt;&lt;P&gt;Thanks ,&lt;/P&gt;&lt;P&gt;Rajesh Kota&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Aug 2018 09:42:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788212#M14687</guid>
      <dc:creator>rajesh057</dc:creator>
      <dc:date>2018-08-16T09:42:20Z</dc:date>
    </item>
    <item>
      <title>Re: SWI and SYS interrupts configuration in processor export</title>
      <link>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788213#M14688</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Rajesh,&lt;/P&gt;&lt;P&gt;I believe your last two screenshots are generated by component InterruptVector. Something like Vsys.c. Vswi.c&lt;/P&gt;&lt;P&gt;In CW10, these c files from InterruptVector component&amp;nbsp; are commented. To use the generated functions, we need manually copy them for example&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/63080i58507DF2F72BA39C/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;to User modules:&lt;/P&gt;&lt;P&gt;main.c&lt;BR /&gt;or&lt;/P&gt;&lt;P&gt;Events.c&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;These are also suggested under comments.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Jennie Zhang&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 17 Aug 2018 07:23:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788213#M14688</guid>
      <dc:creator>ZhangJennie</dc:creator>
      <dc:date>2018-08-17T07:23:39Z</dc:date>
    </item>
    <item>
      <title>Re: SWI and SYS interrupts configuration in processor export</title>
      <link>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788214#M14689</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jennie ,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1)My question is Both process of creating interrupts different but result is it same ?&lt;/P&gt;&lt;P&gt;2)Core self test component is avail for S12Zvc if its is yes can you pls give me over view of Self test module .&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;thanks&lt;/P&gt;&lt;P&gt;Rajesh Kota&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 17 Aug 2018 08:21:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788214#M14689</guid>
      <dc:creator>rajesh057</dc:creator>
      <dc:date>2018-08-17T08:21:12Z</dc:date>
    </item>
    <item>
      <title>Re: SWI and SYS interrupts configuration in processor export</title>
      <link>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788215#M14690</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Rajesh Kota&lt;/P&gt;&lt;P&gt;Regarding to your questions:&lt;/P&gt;&lt;P&gt;&amp;gt;&amp;gt;1)My question is Both process of creating interrupts different but result is it same ?&lt;/P&gt;&lt;P&gt;Answer: Correct.&lt;/P&gt;&lt;P&gt;&amp;gt;&amp;gt;2)Core self test component is avail for S12Zvc if its is yes can you pls give me over view of Self test module .&lt;/P&gt;&lt;P&gt;Answer: I don't think we have core self test component.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Jennie Zhang&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 17 Aug 2018 08:35:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/CodeWarrior-for-MCU/SWI-and-SYS-interrupts-configuration-in-processor-export/m-p/788215#M14690</guid>
      <dc:creator>ZhangJennie</dc:creator>
      <dc:date>2018-08-17T08:35:55Z</dc:date>
    </item>
  </channel>
</rss>

