<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: KSZ9031 micrel PHY in Software Licensing</title>
    <link>https://community.nxp.com/t5/Software-Licensing/KSZ9031-micrel-PHY/m-p/1895530#M1864</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thank you for your interest in NXP Semiconductor products,&lt;/P&gt;
&lt;P&gt;You are using NXP drivers and building micrel driver, try attaching it to a micrel PHY. &lt;A href="https://github.com/nxp-imx/linux-imx/blob/b586a521770e508d1d440ccb085c7696b9d6d387/Documentation/devicetree/bindings/net/micrel-ksz90x1.txt" target="_self"&gt;This may be useful&lt;/A&gt;.&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
    <pubDate>Fri, 28 Jun 2024 02:17:14 GMT</pubDate>
    <dc:creator>JosephAtNXP</dc:creator>
    <dc:date>2024-06-28T02:17:14Z</dc:date>
    <item>
      <title>KSZ9031 micrel PHY</title>
      <link>https://community.nxp.com/t5/Software-Licensing/KSZ9031-micrel-PHY/m-p/1894408#M1863</link>
      <description>&lt;P&gt;Hello all,&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I'm working on a custom i.MX8DXL board&amp;nbsp;in kernel version of 5.4.24. Ethernet is already worked in 5.15.52 with the same dts and board configuration. but porting back ethernet from 5.15.52 to 5.4.24 is not working.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Below is the dts file&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;amp;eqos {&lt;BR /&gt;pinctrl-names = "default";&lt;BR /&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_eqos&amp;gt;;&lt;BR /&gt;phy-mode = "rgmii-id";&lt;BR /&gt;phy-handle = &amp;lt;&amp;amp;ethphy0&amp;gt;;&lt;BR /&gt;fsl,magic-packet;&lt;BR /&gt;// nvmem-cells = &amp;lt;&amp;amp;fec_mac1&amp;gt;;&lt;BR /&gt;nvmem-cell-names = "mac-address";&lt;BR /&gt;snps,reset-gpios = &amp;lt;&amp;amp;lsio_gpio0 20 GPIO_ACTIVE_LOW&amp;gt;;&lt;BR /&gt;snps,reset-delays-us = &amp;lt;10 20 200000&amp;gt;;&lt;BR /&gt;status = "okay";&lt;/P&gt;&lt;P&gt;mdio {&lt;BR /&gt;compatible = "snps,dwmac-mdio";&lt;BR /&gt;#address-cells = &amp;lt;1&amp;gt;;&lt;BR /&gt;#size-cells = &amp;lt;0&amp;gt;;&lt;/P&gt;&lt;P&gt;ethphy0: ethernet-phy@1 {&lt;BR /&gt;compatible = "ethernet-phy-ieee802.3-c22";&lt;BR /&gt;reg = &amp;lt;1&amp;gt;;&lt;BR /&gt;rxdv-skew-ps = &amp;lt;480&amp;gt;;&lt;BR /&gt;txen-skew-ps = &amp;lt;480&amp;gt;;&lt;BR /&gt;rxd0-skew-ps = &amp;lt;480&amp;gt;;&lt;BR /&gt;rxd1-skew-ps = &amp;lt;480&amp;gt;;&lt;BR /&gt;rxd2-skew-ps = &amp;lt;480&amp;gt;;&lt;BR /&gt;rxd3-skew-ps = &amp;lt;480&amp;gt;;&lt;BR /&gt;txd0-skew-ps = &amp;lt;420&amp;gt;;&lt;BR /&gt;txd1-skew-ps = &amp;lt;420&amp;gt;;&lt;BR /&gt;txd2-skew-ps = &amp;lt;360&amp;gt;;&lt;BR /&gt;txd3-skew-ps = &amp;lt;360&amp;gt;;&lt;BR /&gt;txc-skew-ps = &amp;lt;1020&amp;gt;;&lt;BR /&gt;rxc-skew-ps = &amp;lt;960&amp;gt;;&lt;/P&gt;&lt;P&gt;};&lt;BR /&gt;};&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;pinctrl_eqos: eqosgrp {&lt;BR /&gt;fsl,pins = &amp;lt;&lt;BR /&gt;IMX8DXL_ENET1_RGMII_TXC_CONN_EQOS_RGMII_TXC 0x06000020&lt;BR /&gt;IMX8DXL_ENET1_RGMII_TXD2_CONN_EQOS_RGMII_TXD2 0x98000020&lt;BR /&gt;IMX8DXL_ENET1_RGMII_TX_CTL_CONN_EQOS_RGMII_TX_CTL 0x06000020&lt;BR /&gt;IMX8DXL_ENET1_RGMII_TXD3_CONN_EQOS_RGMII_TXD3 0x98000020&lt;BR /&gt;IMX8DXL_ENET1_RGMII_RXC_CONN_EQOS_RGMII_RXC 0x06000020&lt;BR /&gt;IMX8DXL_ENET1_RGMII_RXD3_CONN_EQOS_RGMII_RXD3 0x06000020&lt;BR /&gt;IMX8DXL_ENET1_RGMII_RXD2_CONN_EQOS_RGMII_RXD2 0x98000020&lt;BR /&gt;IMX8DXL_ENET1_RGMII_RXD1_CONN_EQOS_RGMII_RXD1 0x06000020&lt;BR /&gt;IMX8DXL_ENET1_RGMII_TXD0_CONN_EQOS_RGMII_TXD0 0x06000020&lt;BR /&gt;IMX8DXL_ENET1_RGMII_TXD1_CONN_EQOS_RGMII_TXD1 0x06000020&lt;BR /&gt;IMX8DXL_ENET1_RGMII_RXD0_CONN_EQOS_RGMII_RXD0 0x06000020&lt;BR /&gt;IMX8DXL_ENET1_RGMII_RX_CTL_CONN_EQOS_RGMII_RX_CTL 0x06000020&lt;BR /&gt;IMX8DXL_ENET1_REFCLK_125M_25M_CONN_EQOS_REFCLK_125M_25M 0x98000020&lt;BR /&gt;IMX8DXL_ENET0_MDC_CONN_EQOS_MDC 0x06000020&lt;BR /&gt;IMX8DXL_ENET0_MDIO_CONN_EQOS_MDIO 0x06000020&lt;BR /&gt;IMX8DXL_MCLK_OUT0_LSIO_GPIO0_IO20 0x600004c&lt;BR /&gt;&amp;gt;;&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;Config name is added&lt;/P&gt;&lt;P&gt;CONFIG_MICREL_PHY=y&lt;/P&gt;</description>
      <pubDate>Wed, 26 Jun 2024 12:27:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Software-Licensing/KSZ9031-micrel-PHY/m-p/1894408#M1863</guid>
      <dc:creator>Tanushree</dc:creator>
      <dc:date>2024-06-26T12:27:47Z</dc:date>
    </item>
    <item>
      <title>Re: KSZ9031 micrel PHY</title>
      <link>https://community.nxp.com/t5/Software-Licensing/KSZ9031-micrel-PHY/m-p/1895530#M1864</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thank you for your interest in NXP Semiconductor products,&lt;/P&gt;
&lt;P&gt;You are using NXP drivers and building micrel driver, try attaching it to a micrel PHY. &lt;A href="https://github.com/nxp-imx/linux-imx/blob/b586a521770e508d1d440ccb085c7696b9d6d387/Documentation/devicetree/bindings/net/micrel-ksz90x1.txt" target="_self"&gt;This may be useful&lt;/A&gt;.&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
      <pubDate>Fri, 28 Jun 2024 02:17:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Software-Licensing/KSZ9031-micrel-PHY/m-p/1895530#M1864</guid>
      <dc:creator>JosephAtNXP</dc:creator>
      <dc:date>2024-06-28T02:17:14Z</dc:date>
    </item>
  </channel>
</rss>

