<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic DDR Validation test error in T1024 board in CodeWarrior Development Tools</title>
    <link>https://community.nxp.com/t5/CodeWarrior-Development-Tools/DDR-Validation-test-error-in-T1024-board/m-p/757836#M6662</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;In one of my custom board based on T1024 i am planning to run DDR validation test ..I ma able to read the SPD also.But when i run the validation it was showing error like:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Error configuring the target! - DDR initialization failed: D_INIT was not cleared by hardware!&amp;gt;&amp;gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Help me in resolving this issue..&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am using DDR SODIMM module :&amp;nbsp;&lt;SPAN style="color: #000000; background-color: #ffffff;"&gt;MT4KTF25664HZ-1G6E1 (CL11, 1600MT/s)&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #000000; background-color: #ffffff;"&gt;Thank you..&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #000000; background-color: #ffffff;"&gt;suresh k&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 03 Jan 2018 05:08:25 GMT</pubDate>
    <dc:creator>sureshk</dc:creator>
    <dc:date>2018-01-03T05:08:25Z</dc:date>
    <item>
      <title>DDR Validation test error in T1024 board</title>
      <link>https://community.nxp.com/t5/CodeWarrior-Development-Tools/DDR-Validation-test-error-in-T1024-board/m-p/757836#M6662</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;In one of my custom board based on T1024 i am planning to run DDR validation test ..I ma able to read the SPD also.But when i run the validation it was showing error like:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Error configuring the target! - DDR initialization failed: D_INIT was not cleared by hardware!&amp;gt;&amp;gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Help me in resolving this issue..&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am using DDR SODIMM module :&amp;nbsp;&lt;SPAN style="color: #000000; background-color: #ffffff;"&gt;MT4KTF25664HZ-1G6E1 (CL11, 1600MT/s)&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #000000; background-color: #ffffff;"&gt;Thank you..&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #000000; background-color: #ffffff;"&gt;suresh k&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 03 Jan 2018 05:08:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/CodeWarrior-Development-Tools/DDR-Validation-test-error-in-T1024-board/m-p/757836#M6662</guid>
      <dc:creator>sureshk</dc:creator>
      <dc:date>2018-01-03T05:08:25Z</dc:date>
    </item>
    <item>
      <title>Re: DDR Validation test error in T1024 board</title>
      <link>https://community.nxp.com/t5/CodeWarrior-Development-Tools/DDR-Validation-test-error-in-T1024-board/m-p/757837#M6663</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello &lt;A _jive_internal="true" data-content-finding="Community" data-userid="273773" data-username="sureshk" href="https://community.nxp.com/people/sureshk"&gt;suresh k&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please check DDR hardware design and frequency configuration. For DDR3 interface hardware design, please refer to the application note AN3940. Please check RCW for DDR frequency configuration.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please refer to the section "11.3.2 Working with Hardware Diagnostic Action editor" in Freescale\CW_PA_v10.5.1\PA\Help\PDF\Targeting_PA_Processors.pdf to do DDR memory hardware diagnostics. After create a QCVS project with reading from SPD method then generate DDR controller registers configuration, and modify DDR controller configuration section in the CodeWarrior initialization file according to it.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 07 Jan 2018 12:23:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/CodeWarrior-Development-Tools/DDR-Validation-test-error-in-T1024-board/m-p/757837#M6663</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2018-01-07T12:23:20Z</dc:date>
    </item>
    <item>
      <title>Re: DDR Validation test error in T1024 board</title>
      <link>https://community.nxp.com/t5/CodeWarrior-Development-Tools/DDR-Validation-test-error-in-T1024-board/m-p/757838#M6664</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yiping Wang,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;Thanks for your reply. &amp;nbsp;&lt;/P&gt;&lt;P&gt;DDR controller configuration was proper. My card was booting prperly with DDR module&amp;nbsp;MT4KTF25664HZ-1G6E1 (CL11, 1600MT/s) ..&lt;/P&gt;&lt;PRE&gt;Before we were using MT4KTF25664HZ-1G6E1 (CL11, 1600MT/s) in our design and working properly&amp;nbsp; with below register configuration.&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; {1,&amp;nbsp; 833,&amp;nbsp; 4, 4,6, 0x06060607, 0x07080800},&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; {1,&amp;nbsp; 833,&amp;nbsp; 0, 4,6, 0x06060607, 0x07080800},&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; {1,&amp;nbsp; 1350, 4, 4,7, 0x07070708, 0x08080800},&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; {1,&amp;nbsp; 1350, 0, 4,7, 0x07070708, 0x08080800},&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; {1,&amp;nbsp; 1066, 4, 4,7, 0x06060708, 0x07080800},&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; {1,&amp;nbsp; 1066, 0, 4,7, 0x06060708, 0x07080800},&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; {1,&amp;nbsp; 1666, 4, 4,7, 0x06070809, 0x080A0A00},&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; {1,&amp;nbsp; 1666, 0, 4,7, 0x06070809, 0x080A0A00},&amp;nbsp;&amp;nbsp; After chaging the DDR module to MT4KTF25664HZ-1G9P1 (CL13,1866MT/s) , most of the times&amp;nbsp; UBOOT stopping at DDR..&amp;nbsp; So, we are planning to update the above register data by doing DDR validation..&lt;/PRE&gt;&lt;P&gt;When i run the DDR validation it was showing the error.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;&amp;nbsp; suresh&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 08 Jan 2018 06:12:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/CodeWarrior-Development-Tools/DDR-Validation-test-error-in-T1024-board/m-p/757838#M6664</guid>
      <dc:creator>sureshk</dc:creator>
      <dc:date>2018-01-08T06:12:34Z</dc:date>
    </item>
    <item>
      <title>Re: DDR Validation test error in T1024 board</title>
      <link>https://community.nxp.com/t5/CodeWarrior-Development-Tools/DDR-Validation-test-error-in-T1024-board/m-p/1705238#M9002</link>
      <description>&lt;P&gt;i also meet this problem,have you resolved it&lt;/P&gt;</description>
      <pubDate>Tue, 15 Aug 2023 23:56:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/CodeWarrior-Development-Tools/DDR-Validation-test-error-in-T1024-board/m-p/1705238#M9002</guid>
      <dc:creator>Jaygao</dc:creator>
      <dc:date>2023-08-15T23:56:50Z</dc:date>
    </item>
  </channel>
</rss>

