<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic SPI Interrrupts in Classic/Legacy CodeWarrior</title>
    <link>https://community.nxp.com/t5/Classic-Legacy-CodeWarrior/SPI-Interrrupts/m-p/139765#M1245</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Hello All,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;My project uses the 56F8323 and Codewarrior for the DSC56F00\E.&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I am trying to setup the SPI port to be fully interrupt driven.&amp;nbsp; Using the PE SPI Bean it seems pretty straight forward.&amp;nbsp; In fact right now I have an Interrupt drivien transmit routine.&amp;nbsp; I need to go to the next level to finish my transimission sequence.&amp;nbsp; I need to know when the shift register is actually done sending the data.&amp;nbsp; I don't see an Event in the Bean.&amp;nbsp; I also have reviewed chapter 14 in the Peripheral User Manul and I don't see a flag or an Interrupt that lets you know when the shift register is complete.&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;My issue is the particular SPI device I am talking to does not latch the data until the SS pin is raised.&amp;nbsp; so right now I have to start a timer loop that waits&amp;nbsp;an estimated amount of time for the shift register to be done then raise the SS line manually.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I would like to have an INT (or at least be able to poll a flag) that tells me the shift register is done then raise the SS line.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Any ideas?&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 12 Jul 2007 03:52:56 GMT</pubDate>
    <dc:creator>v_dave</dc:creator>
    <dc:date>2007-07-12T03:52:56Z</dc:date>
    <item>
      <title>SPI Interrrupts</title>
      <link>https://community.nxp.com/t5/Classic-Legacy-CodeWarrior/SPI-Interrrupts/m-p/139765#M1245</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Hello All,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;My project uses the 56F8323 and Codewarrior for the DSC56F00\E.&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I am trying to setup the SPI port to be fully interrupt driven.&amp;nbsp; Using the PE SPI Bean it seems pretty straight forward.&amp;nbsp; In fact right now I have an Interrupt drivien transmit routine.&amp;nbsp; I need to go to the next level to finish my transimission sequence.&amp;nbsp; I need to know when the shift register is actually done sending the data.&amp;nbsp; I don't see an Event in the Bean.&amp;nbsp; I also have reviewed chapter 14 in the Peripheral User Manul and I don't see a flag or an Interrupt that lets you know when the shift register is complete.&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;My issue is the particular SPI device I am talking to does not latch the data until the SS pin is raised.&amp;nbsp; so right now I have to start a timer loop that waits&amp;nbsp;an estimated amount of time for the shift register to be done then raise the SS line manually.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I would like to have an INT (or at least be able to poll a flag) that tells me the shift register is done then raise the SS line.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Any ideas?&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 12 Jul 2007 03:52:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Classic-Legacy-CodeWarrior/SPI-Interrrupts/m-p/139765#M1245</guid>
      <dc:creator>v_dave</dc:creator>
      <dc:date>2007-07-12T03:52:56Z</dc:date>
    </item>
    <item>
      <title>Re: SPI Interrrupts</title>
      <link>https://community.nxp.com/t5/Classic-Legacy-CodeWarrior/SPI-Interrrupts/m-p/139766#M1246</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Hi Dave,&lt;BR /&gt;&lt;BR /&gt;Since the SPI transmit and receive are synchronous to each other, one possible approach is to use the SPI's receiver interrupt as an indication that shifting has completed.&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 12 Jul 2007 03:57:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Classic-Legacy-CodeWarrior/SPI-Interrrupts/m-p/139766#M1246</guid>
      <dc:creator>rocco</dc:creator>
      <dc:date>2007-07-12T03:57:09Z</dc:date>
    </item>
    <item>
      <title>Re: SPI Interrrupts</title>
      <link>https://community.nxp.com/t5/Classic-Legacy-CodeWarrior/SPI-Interrrupts/m-p/139767#M1247</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Hello,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Thanks for the quick reposnse.&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;After reading your tip I rered the Peripheral User Manual and found in section 14.1.1 a small mention of using the Recieve interrupt as the TX Complete flag.&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;This looks like a good solution.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 12 Jul 2007 05:41:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Classic-Legacy-CodeWarrior/SPI-Interrrupts/m-p/139767#M1247</guid>
      <dc:creator>v_dave</dc:creator>
      <dc:date>2007-07-12T05:41:30Z</dc:date>
    </item>
    <item>
      <title>Re: SPI Interrrupts</title>
      <link>https://community.nxp.com/t5/Classic-Legacy-CodeWarrior/SPI-Interrrupts/m-p/139768#M1248</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;The receive interrupts works for me with one exception which is at best confusing.&amp;nbsp; If I send a zero value out the transmit port which is valid for my SPI slave, the receive interrupt on 8323 master does not occur.&amp;nbsp; Any explanations for this behavior?&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 08 Aug 2007 03:27:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Classic-Legacy-CodeWarrior/SPI-Interrrupts/m-p/139768#M1248</guid>
      <dc:creator>bob_s</dc:creator>
      <dc:date>2007-08-08T03:27:01Z</dc:date>
    </item>
  </channel>
</rss>

