<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: MCF52232 QSPI 24-bit transfers in ColdFire/68K Microcontrollers and Processors</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF52232-QSPI-24-bit-transfers/m-p/192121#M8388</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;In case of QSPI inMCF52235RM is the same as QSPI in mcf5270, you can split the desired 24-bit word to two QSPI transfers. Possibly, ADE7758 demands to keep CS active between the first and the second transfer. The split can be either 16+8 or 12+12 or 8+16 bits.&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 21 Feb 2008 02:59:51 GMT</pubDate>
    <dc:creator>admin</dc:creator>
    <dc:date>2008-02-21T02:59:51Z</dc:date>
    <item>
      <title>MCF52232 QSPI 24-bit transfers</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF52232-QSPI-24-bit-transfers/m-p/192120#M8387</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;SPAN&gt;Hi All!&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I'm trying to interface ADE7758 (Energy Metering IC from Analog Devices) with MCF52232. The IC has 24-bit long registers and SPI interface. After reading referance manual for MCF52232 (MCF52235RM) and searching trough forums, I didn't find out if it is possibile to initiate 24-bit data transfers with QSPI?! The manual specifies that data transfers are 8-16 bit long with 1 bit increment. Does this mean that i can not transfer 24-bit long data with QSPI?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Regards&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Miodrag&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 20 Feb 2008 23:35:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF52232-QSPI-24-bit-transfers/m-p/192120#M8387</guid>
      <dc:creator>miodragsm</dc:creator>
      <dc:date>2008-02-20T23:35:27Z</dc:date>
    </item>
    <item>
      <title>Re: MCF52232 QSPI 24-bit transfers</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF52232-QSPI-24-bit-transfers/m-p/192121#M8388</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;In case of QSPI inMCF52235RM is the same as QSPI in mcf5270, you can split the desired 24-bit word to two QSPI transfers. Possibly, ADE7758 demands to keep CS active between the first and the second transfer. The split can be either 16+8 or 12+12 or 8+16 bits.&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 Feb 2008 02:59:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF52232-QSPI-24-bit-transfers/m-p/192121#M8388</guid>
      <dc:creator>admin</dc:creator>
      <dc:date>2008-02-21T02:59:51Z</dc:date>
    </item>
    <item>
      <title>Re: MCF52232 QSPI 24-bit transfers</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF52232-QSPI-24-bit-transfers/m-p/192122#M8389</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;Thanks for reply.&lt;BR /&gt;Problem was solved by frescale tech support (very quick &amp;amp; proffesional, great service! ).&lt;BR /&gt;Long transfers&amp;nbsp; (longer than 16-bit) are managed by QCR[CONT] bit.&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 Feb 2008 22:21:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF52232-QSPI-24-bit-transfers/m-p/192122#M8389</guid>
      <dc:creator>miodragsm</dc:creator>
      <dc:date>2008-02-21T22:21:58Z</dc:date>
    </item>
  </channel>
</rss>

