<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Spurious Interupt Exception in ColdFire/68K Microcontrollers and Processors</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Spurious-Interupt-Exception/m-p/130999#M832</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;SPAN style="color: #ff0000;"&gt;This message contains an entire topic ported&amp;nbsp;from the WildRice - Coldfire forum.&amp;nbsp; Freescale has received the approval from the WildRice administrator on seeding the Freescale forum with messages.&amp;nbsp; The original message and all replies are in this single message. We have seeded this new forum with selected information that we expect will be of value as you search for answers to your questions.&amp;nbsp; Freescale assumes no responsibility whatsoever with respect to Posted Material.&amp;nbsp; For additional information, please see the&lt;/SPAN&gt; &lt;A _jive_internal="true" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.freescale.com%2Ffiles%2Fabstract%2Fhelp_page%2FTERMSOFUSE.html" rel="nofollow" target="_blank"&gt;&lt;SPAN style=": ; color: #000000;"&gt;Terms of Use - Message Boards and Community Forums&lt;/SPAN&gt;&lt;/A&gt;&lt;SPAN style=";"&gt;.&amp;nbsp; Thank You and Enjoy the Forum!&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;HR /&gt;Mar 29, 2006, 10:46 AM&lt;/DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Post #1 of 5 (7 views)&lt;BR /&gt;Copy Shortcut&lt;BR /&gt;&amp;nbsp;[ColdFire] Spurious Interupt Exception&amp;nbsp; Can't Post&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------------------&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;We are using a Coldfire 5282.&lt;BR /&gt;Sometimes, on power-up, we are getting an exception from vector 24 which is&lt;BR /&gt;Spurious Interrupt. We are only using 3 interrupts: PIT, IRQ5 and IRQ7.&lt;BR /&gt;All other interrupts have been disabled. The 3 interrupts have interrupt&lt;BR /&gt;handling routines and work correctly.&lt;/DIV&gt;&lt;DIV&gt;Does anyone know what can cause such an exception and how to handle it?&lt;/DIV&gt;&lt;DIV&gt;Thanks,&lt;/DIV&gt;&lt;DIV&gt;Marcia&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------&lt;/DIV&gt;&lt;DIV&gt;Mar 29, 2006, 11:41 AM&lt;/DIV&gt;&lt;DIV&gt;Post #2 of 5 (7 views)&lt;BR /&gt;Copy Shortcut&lt;BR /&gt;&amp;nbsp;Re: [ColdFire] Spurious Interupt Exception [In reply to]&amp;nbsp; Can't Post&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------------------&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;Hi Marcia,&lt;/DIV&gt;&lt;DIV&gt;a couple of causes I know of:&lt;/DIV&gt;&lt;DIV&gt;1. noise on the interrupt lines&lt;/DIV&gt;&lt;DIV&gt;2. a couple of weeks ago I had this problem because a piece of code that&lt;BR /&gt;was supposed to change the interrupt mask was first masking all interrupts,&lt;BR /&gt;and then doing a couple of things before masking the correct&lt;BR /&gt;interrupts. The&lt;BR /&gt;correct solution to that was not to mask all interrupts (in my case).&lt;/DIV&gt;&lt;DIV&gt;Marcia Suzuki wrote:&lt;/DIV&gt;&lt;DIV&gt;&amp;gt;We are using a Coldfire 5282.&lt;BR /&gt;&amp;gt;Sometimes, on power-up, we are getting an exception from vector 24 which is&lt;BR /&gt;&amp;gt;Spurious Interrupt. We are only using 3 interrupts: PIT, IRQ5 and IRQ7.&lt;BR /&gt;&amp;gt;All other interrupts have been disabled. The 3 interrupts have interrupt&lt;BR /&gt;&amp;gt;handling routines and work correctly.&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt;Does anyone know what can cause such an exception and how to handle it?&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt;Thanks,&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt;Marcia&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt;--------------------------------------------------------------------&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;--&lt;BR /&gt;Paul Wujek, Director, Network Software,&lt;BR /&gt;Embedded Sense Inc., 2145 Meadowpine Blvd., Mississauga, Ontario, Canada, L5N 6R8.&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------&lt;BR /&gt;Mar 29, 2006, 12:53 PM&lt;/DIV&gt;&lt;DIV&gt;Post #3 of 5 (7 views)&lt;BR /&gt;Copy Shortcut&lt;BR /&gt;&amp;nbsp;RE: [ColdFire] Spurious Interupt Exception [In reply to]&amp;nbsp; Can't Post&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------------------&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;Hi Marcia:&lt;/DIV&gt;&lt;DIV&gt;I and others have experienced similar behavior when 2 or more interrupts&lt;BR /&gt;have been setup to have the same level and priority.&lt;/DIV&gt;&lt;DIV&gt;So...&lt;BR /&gt;Make sure that each of your interrupts have a unique Level/Priority.&lt;BR /&gt;This is stated in the datasheet (but it should be in LARGE print).&lt;/DIV&gt;&lt;DIV&gt;Daraius&lt;/DIV&gt;&lt;DIV&gt;-----Original Message-----&lt;BR /&gt;From:&lt;BR /&gt;On Behalf Of Marcia Suzuki&lt;BR /&gt;Sent: Wednesday, March 29, 2006 12:47 PM&lt;BR /&gt;To: Daraius Hathiram&lt;BR /&gt;Subject: [ColdFire] Spurious Interupt Exception&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;We are using a Coldfire 5282.&lt;BR /&gt;Sometimes, on power-up, we are getting an exception from vector 24 which&lt;BR /&gt;is Spurious Interrupt. We are only using 3 interrupts: PIT, IRQ5 and&lt;BR /&gt;IRQ7.&lt;BR /&gt;All other interrupts have been disabled. The 3 interrupts have&lt;BR /&gt;interrupt handling routines and work correctly.&lt;/DIV&gt;&lt;DIV&gt;Does anyone know what can cause such an exception and how to handle it?&lt;/DIV&gt;&lt;DIV&gt;Thanks,&lt;/DIV&gt;&lt;DIV&gt;Marcia&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------&lt;BR /&gt;Mar 29, 2006, 1:13 PM&lt;/DIV&gt;&lt;DIV&gt;Post #4 of 5 (7 views)&lt;BR /&gt;Copy Shortcut&lt;BR /&gt;&amp;nbsp;RE: [ColdFire] Spurious Interupt Exception [In reply to]&amp;nbsp; Can't Post&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------------------&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;Marcia,&lt;/DIV&gt;&lt;DIV&gt;Contract engineer working for us posted this in October of last year:&lt;/DIV&gt;&lt;DIV&gt;"We just fixed a spurious interrupt problem related to CAN on our 5235 board. If your code diddles the CAN interrupt mask bits, either in the CAN controller or the interrupt controller, you must first bump the SR int level up to 7, then diddle the int mask, then set SR int level back to what it was previously. This is actualy stated in the 5235 ref manual!&lt;/DIV&gt;&lt;DIV&gt;This also applies to other peripherals like UARTs."&lt;/DIV&gt;&lt;DIV&gt;Hope this helps!&lt;/DIV&gt;&lt;DIV&gt;Roger&lt;/DIV&gt;&lt;DIV&gt;-----Original Message-----&lt;BR /&gt;From: On&lt;BR /&gt;Behalf Of Marcia Suzuki&lt;BR /&gt;Sent: Wednesday, March 29, 2006 12:47 PM&lt;BR /&gt;To: Fitz, Roger C (GE Infra, Transportation)&lt;BR /&gt;Subject: [ColdFire] Spurious Interupt Exception&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;We are using a Coldfire 5282.&lt;BR /&gt;Sometimes, on power-up, we are getting an exception from vector 24 which is&lt;BR /&gt;Spurious Interrupt. We are only using 3 interrupts: PIT, IRQ5 and IRQ7.&lt;BR /&gt;All other interrupts have been disabled. The 3 interrupts have interrupt&lt;BR /&gt;handling routines and work correctly.&lt;/DIV&gt;&lt;DIV&gt;Does anyone know what can cause such an exception and how to handle it?&lt;/DIV&gt;&lt;DIV&gt;Thanks,&lt;/DIV&gt;&lt;DIV&gt;Marcia&lt;/DIV&gt;&lt;DIV&gt;Mar 29, 2006, 2:12 PM&lt;/DIV&gt;&lt;DIV&gt;Post #5 of 5 (7 views)&lt;BR /&gt;Copy Shortcut&lt;BR /&gt;&amp;nbsp;Re: [ColdFire] Spurious Interupt Exception [In reply to]&amp;nbsp; Can't Post&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------------------&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;&amp;gt; Does anyone know what can cause such an exception and how to handle it?&lt;/DIV&gt;&lt;DIV&gt;I have seen these in the past with the 68K. It was documented&lt;BR /&gt;that these could occur if you disable a device interrupt without&lt;BR /&gt;first masking processor interrupts. As the device interrupt is&lt;BR /&gt;turned off, there would be a small window in which the device&lt;BR /&gt;could generate an interrupt that triggers the core, but is then&lt;BR /&gt;unable to respond to the core's IACK cycle, resulting in a&lt;BR /&gt;spurious interrupt.&lt;/DIV&gt;&lt;DIV&gt;The solution was to mask processor interrupts when disabling&lt;BR /&gt;a device interrupt and to restore the processor interrupt level&lt;BR /&gt;afterwards. For TargetOS, an example would be:&lt;/DIV&gt;&lt;DIV&gt;isrMask();&lt;BR /&gt;MCF_INTC_IMRH = mask;&lt;BR /&gt;isrUnmask();&lt;/DIV&gt;&lt;DIV&gt;We always do that now in our code, so I haven't seen this&lt;BR /&gt;problem with ColdFire.&lt;/DIV&gt;&lt;DIV&gt;Tim Stoutamore&lt;BR /&gt;Principal Engineer&lt;BR /&gt;Blunk Microsystems&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;----- Original Message -----&lt;BR /&gt;From: "Marcia Suzuki"&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;BR /&gt;To: Sent: Wednesday, March 29, 2006 10:46 AM&lt;BR /&gt;Subject: [ColdFire] Spurious Interupt Exception&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt; We are using a Coldfire 5282.&lt;BR /&gt;&amp;gt; Sometimes, on power-up, we are getting an exception from vector 24 which&lt;BR /&gt;is&lt;BR /&gt;&amp;gt; Spurious Interrupt. We are only using 3 interrupts: PIT, IRQ5 and IRQ7.&lt;BR /&gt;&amp;gt; All other interrupts have been disabled. The 3 interrupts have interrupt&lt;BR /&gt;&amp;gt; handling routines and work correctly.&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt; Does anyone know what can cause such an exception and how to handle it?&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt; Thanks,&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt; Marcia&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;&lt;/DIV&gt;&lt;P&gt;Message Edited by Dietrich on &lt;SPAN class="date_text"&gt;04-03-2006&lt;/SPAN&gt; &lt;SPAN class="time_text"&gt;11:10 AM&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Message Edited by Dietrich on &lt;SPAN class="date_text"&gt;04-04-2006&lt;/SPAN&gt; &lt;SPAN class="time_text"&gt;01:36 PM&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 01 Apr 2006 07:50:34 GMT</pubDate>
    <dc:creator>Dietrich</dc:creator>
    <dc:date>2006-04-01T07:50:34Z</dc:date>
    <item>
      <title>Spurious Interupt Exception</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Spurious-Interupt-Exception/m-p/130999#M832</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;SPAN style="color: #ff0000;"&gt;This message contains an entire topic ported&amp;nbsp;from the WildRice - Coldfire forum.&amp;nbsp; Freescale has received the approval from the WildRice administrator on seeding the Freescale forum with messages.&amp;nbsp; The original message and all replies are in this single message. We have seeded this new forum with selected information that we expect will be of value as you search for answers to your questions.&amp;nbsp; Freescale assumes no responsibility whatsoever with respect to Posted Material.&amp;nbsp; For additional information, please see the&lt;/SPAN&gt; &lt;A _jive_internal="true" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.freescale.com%2Ffiles%2Fabstract%2Fhelp_page%2FTERMSOFUSE.html" rel="nofollow" target="_blank"&gt;&lt;SPAN style=": ; color: #000000;"&gt;Terms of Use - Message Boards and Community Forums&lt;/SPAN&gt;&lt;/A&gt;&lt;SPAN style=";"&gt;.&amp;nbsp; Thank You and Enjoy the Forum!&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;HR /&gt;Mar 29, 2006, 10:46 AM&lt;/DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Post #1 of 5 (7 views)&lt;BR /&gt;Copy Shortcut&lt;BR /&gt;&amp;nbsp;[ColdFire] Spurious Interupt Exception&amp;nbsp; Can't Post&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------------------&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;We are using a Coldfire 5282.&lt;BR /&gt;Sometimes, on power-up, we are getting an exception from vector 24 which is&lt;BR /&gt;Spurious Interrupt. We are only using 3 interrupts: PIT, IRQ5 and IRQ7.&lt;BR /&gt;All other interrupts have been disabled. The 3 interrupts have interrupt&lt;BR /&gt;handling routines and work correctly.&lt;/DIV&gt;&lt;DIV&gt;Does anyone know what can cause such an exception and how to handle it?&lt;/DIV&gt;&lt;DIV&gt;Thanks,&lt;/DIV&gt;&lt;DIV&gt;Marcia&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------&lt;/DIV&gt;&lt;DIV&gt;Mar 29, 2006, 11:41 AM&lt;/DIV&gt;&lt;DIV&gt;Post #2 of 5 (7 views)&lt;BR /&gt;Copy Shortcut&lt;BR /&gt;&amp;nbsp;Re: [ColdFire] Spurious Interupt Exception [In reply to]&amp;nbsp; Can't Post&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------------------&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;Hi Marcia,&lt;/DIV&gt;&lt;DIV&gt;a couple of causes I know of:&lt;/DIV&gt;&lt;DIV&gt;1. noise on the interrupt lines&lt;/DIV&gt;&lt;DIV&gt;2. a couple of weeks ago I had this problem because a piece of code that&lt;BR /&gt;was supposed to change the interrupt mask was first masking all interrupts,&lt;BR /&gt;and then doing a couple of things before masking the correct&lt;BR /&gt;interrupts. The&lt;BR /&gt;correct solution to that was not to mask all interrupts (in my case).&lt;/DIV&gt;&lt;DIV&gt;Marcia Suzuki wrote:&lt;/DIV&gt;&lt;DIV&gt;&amp;gt;We are using a Coldfire 5282.&lt;BR /&gt;&amp;gt;Sometimes, on power-up, we are getting an exception from vector 24 which is&lt;BR /&gt;&amp;gt;Spurious Interrupt. We are only using 3 interrupts: PIT, IRQ5 and IRQ7.&lt;BR /&gt;&amp;gt;All other interrupts have been disabled. The 3 interrupts have interrupt&lt;BR /&gt;&amp;gt;handling routines and work correctly.&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt;Does anyone know what can cause such an exception and how to handle it?&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt;Thanks,&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt;Marcia&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt;--------------------------------------------------------------------&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;--&lt;BR /&gt;Paul Wujek, Director, Network Software,&lt;BR /&gt;Embedded Sense Inc., 2145 Meadowpine Blvd., Mississauga, Ontario, Canada, L5N 6R8.&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------&lt;BR /&gt;Mar 29, 2006, 12:53 PM&lt;/DIV&gt;&lt;DIV&gt;Post #3 of 5 (7 views)&lt;BR /&gt;Copy Shortcut&lt;BR /&gt;&amp;nbsp;RE: [ColdFire] Spurious Interupt Exception [In reply to]&amp;nbsp; Can't Post&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------------------&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;Hi Marcia:&lt;/DIV&gt;&lt;DIV&gt;I and others have experienced similar behavior when 2 or more interrupts&lt;BR /&gt;have been setup to have the same level and priority.&lt;/DIV&gt;&lt;DIV&gt;So...&lt;BR /&gt;Make sure that each of your interrupts have a unique Level/Priority.&lt;BR /&gt;This is stated in the datasheet (but it should be in LARGE print).&lt;/DIV&gt;&lt;DIV&gt;Daraius&lt;/DIV&gt;&lt;DIV&gt;-----Original Message-----&lt;BR /&gt;From:&lt;BR /&gt;On Behalf Of Marcia Suzuki&lt;BR /&gt;Sent: Wednesday, March 29, 2006 12:47 PM&lt;BR /&gt;To: Daraius Hathiram&lt;BR /&gt;Subject: [ColdFire] Spurious Interupt Exception&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;We are using a Coldfire 5282.&lt;BR /&gt;Sometimes, on power-up, we are getting an exception from vector 24 which&lt;BR /&gt;is Spurious Interrupt. We are only using 3 interrupts: PIT, IRQ5 and&lt;BR /&gt;IRQ7.&lt;BR /&gt;All other interrupts have been disabled. The 3 interrupts have&lt;BR /&gt;interrupt handling routines and work correctly.&lt;/DIV&gt;&lt;DIV&gt;Does anyone know what can cause such an exception and how to handle it?&lt;/DIV&gt;&lt;DIV&gt;Thanks,&lt;/DIV&gt;&lt;DIV&gt;Marcia&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------&lt;BR /&gt;Mar 29, 2006, 1:13 PM&lt;/DIV&gt;&lt;DIV&gt;Post #4 of 5 (7 views)&lt;BR /&gt;Copy Shortcut&lt;BR /&gt;&amp;nbsp;RE: [ColdFire] Spurious Interupt Exception [In reply to]&amp;nbsp; Can't Post&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------------------&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;Marcia,&lt;/DIV&gt;&lt;DIV&gt;Contract engineer working for us posted this in October of last year:&lt;/DIV&gt;&lt;DIV&gt;"We just fixed a spurious interrupt problem related to CAN on our 5235 board. If your code diddles the CAN interrupt mask bits, either in the CAN controller or the interrupt controller, you must first bump the SR int level up to 7, then diddle the int mask, then set SR int level back to what it was previously. This is actualy stated in the 5235 ref manual!&lt;/DIV&gt;&lt;DIV&gt;This also applies to other peripherals like UARTs."&lt;/DIV&gt;&lt;DIV&gt;Hope this helps!&lt;/DIV&gt;&lt;DIV&gt;Roger&lt;/DIV&gt;&lt;DIV&gt;-----Original Message-----&lt;BR /&gt;From: On&lt;BR /&gt;Behalf Of Marcia Suzuki&lt;BR /&gt;Sent: Wednesday, March 29, 2006 12:47 PM&lt;BR /&gt;To: Fitz, Roger C (GE Infra, Transportation)&lt;BR /&gt;Subject: [ColdFire] Spurious Interupt Exception&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;We are using a Coldfire 5282.&lt;BR /&gt;Sometimes, on power-up, we are getting an exception from vector 24 which is&lt;BR /&gt;Spurious Interrupt. We are only using 3 interrupts: PIT, IRQ5 and IRQ7.&lt;BR /&gt;All other interrupts have been disabled. The 3 interrupts have interrupt&lt;BR /&gt;handling routines and work correctly.&lt;/DIV&gt;&lt;DIV&gt;Does anyone know what can cause such an exception and how to handle it?&lt;/DIV&gt;&lt;DIV&gt;Thanks,&lt;/DIV&gt;&lt;DIV&gt;Marcia&lt;/DIV&gt;&lt;DIV&gt;Mar 29, 2006, 2:12 PM&lt;/DIV&gt;&lt;DIV&gt;Post #5 of 5 (7 views)&lt;BR /&gt;Copy Shortcut&lt;BR /&gt;&amp;nbsp;Re: [ColdFire] Spurious Interupt Exception [In reply to]&amp;nbsp; Can't Post&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;--------------------------------------------------------------------------------&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;&amp;gt; Does anyone know what can cause such an exception and how to handle it?&lt;/DIV&gt;&lt;DIV&gt;I have seen these in the past with the 68K. It was documented&lt;BR /&gt;that these could occur if you disable a device interrupt without&lt;BR /&gt;first masking processor interrupts. As the device interrupt is&lt;BR /&gt;turned off, there would be a small window in which the device&lt;BR /&gt;could generate an interrupt that triggers the core, but is then&lt;BR /&gt;unable to respond to the core's IACK cycle, resulting in a&lt;BR /&gt;spurious interrupt.&lt;/DIV&gt;&lt;DIV&gt;The solution was to mask processor interrupts when disabling&lt;BR /&gt;a device interrupt and to restore the processor interrupt level&lt;BR /&gt;afterwards. For TargetOS, an example would be:&lt;/DIV&gt;&lt;DIV&gt;isrMask();&lt;BR /&gt;MCF_INTC_IMRH = mask;&lt;BR /&gt;isrUnmask();&lt;/DIV&gt;&lt;DIV&gt;We always do that now in our code, so I haven't seen this&lt;BR /&gt;problem with ColdFire.&lt;/DIV&gt;&lt;DIV&gt;Tim Stoutamore&lt;BR /&gt;Principal Engineer&lt;BR /&gt;Blunk Microsystems&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;----- Original Message -----&lt;BR /&gt;From: "Marcia Suzuki"&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;BR /&gt;To: Sent: Wednesday, March 29, 2006 10:46 AM&lt;BR /&gt;Subject: [ColdFire] Spurious Interupt Exception&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt; We are using a Coldfire 5282.&lt;BR /&gt;&amp;gt; Sometimes, on power-up, we are getting an exception from vector 24 which&lt;BR /&gt;is&lt;BR /&gt;&amp;gt; Spurious Interrupt. We are only using 3 interrupts: PIT, IRQ5 and IRQ7.&lt;BR /&gt;&amp;gt; All other interrupts have been disabled. The 3 interrupts have interrupt&lt;BR /&gt;&amp;gt; handling routines and work correctly.&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt; Does anyone know what can cause such an exception and how to handle it?&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt; Thanks,&lt;BR /&gt;&amp;gt;&lt;BR /&gt;&amp;gt; Marcia&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;&lt;/DIV&gt;&lt;P&gt;Message Edited by Dietrich on &lt;SPAN class="date_text"&gt;04-03-2006&lt;/SPAN&gt; &lt;SPAN class="time_text"&gt;11:10 AM&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Message Edited by Dietrich on &lt;SPAN class="date_text"&gt;04-04-2006&lt;/SPAN&gt; &lt;SPAN class="time_text"&gt;01:36 PM&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 01 Apr 2006 07:50:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Spurious-Interupt-Exception/m-p/130999#M832</guid>
      <dc:creator>Dietrich</dc:creator>
      <dc:date>2006-04-01T07:50:34Z</dc:date>
    </item>
  </channel>
</rss>

