<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic slow pin i/o manipulation in ColdFire/68K Microcontrollers and Processors</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/slow-pin-i-o-manipulation/m-p/189296#M8160</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;DIV&gt;Good morning,&lt;/DIV&gt;&lt;DIV&gt;first, sorry for my poor english...&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I'm starting with the Coldfire V2, I just buy a training card with&amp;nbsp;MCF52223.&lt;BR /&gt;I was training with the most common device: I2C, UART ... However, I have a problem with the&amp;nbsp;fast change state of a pin, I explain:&lt;BR /&gt;My Quartz&amp;nbsp;is 48 Mhz, the Pll seems set correctly (I have a frequency of 80 MHz output CLKOUT), but the maximum frequency change of state&amp;nbsp;is only 3.63 Mhz, is this normal or due to limitation ?&lt;BR /&gt;I watched the assembler code and it seems the simplest:&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;2000070A: 7001 moveq # 1, d0&lt;BR /&gt;2000070C: 13C04010000E move.b d0, 0x4010000E (0x4010000e)&lt;BR /&gt;20000712: 42394010000E clr.b 0x4010000E (0x4010000e)&lt;BR /&gt;20000718: 60F2 bra.s hand 0 xa (0x2000070c); 0x2000070c&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;result of&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;while (1)&lt;/DIV&gt;&lt;DIV&gt;{&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;PORTTA=0x01;&lt;BR /&gt;&amp;nbsp;PORTTA=0x00;&lt;/DIV&gt;&lt;DIV&gt;}&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;thanks.&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;&amp;nbsp;&lt;/DIV&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Message Edited by Sly535 on &lt;/SPAN&gt;&lt;SPAN class="date_text"&gt;2008-09-28&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN class="time_text"&gt;09:26 PM&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 29 Sep 2008 03:25:00 GMT</pubDate>
    <dc:creator>Sly535</dc:creator>
    <dc:date>2008-09-29T03:25:00Z</dc:date>
    <item>
      <title>slow pin i/o manipulation</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/slow-pin-i-o-manipulation/m-p/189296#M8160</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;DIV&gt;Good morning,&lt;/DIV&gt;&lt;DIV&gt;first, sorry for my poor english...&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I'm starting with the Coldfire V2, I just buy a training card with&amp;nbsp;MCF52223.&lt;BR /&gt;I was training with the most common device: I2C, UART ... However, I have a problem with the&amp;nbsp;fast change state of a pin, I explain:&lt;BR /&gt;My Quartz&amp;nbsp;is 48 Mhz, the Pll seems set correctly (I have a frequency of 80 MHz output CLKOUT), but the maximum frequency change of state&amp;nbsp;is only 3.63 Mhz, is this normal or due to limitation ?&lt;BR /&gt;I watched the assembler code and it seems the simplest:&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;2000070A: 7001 moveq # 1, d0&lt;BR /&gt;2000070C: 13C04010000E move.b d0, 0x4010000E (0x4010000e)&lt;BR /&gt;20000712: 42394010000E clr.b 0x4010000E (0x4010000e)&lt;BR /&gt;20000718: 60F2 bra.s hand 0 xa (0x2000070c); 0x2000070c&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;result of&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;while (1)&lt;/DIV&gt;&lt;DIV&gt;{&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;PORTTA=0x01;&lt;BR /&gt;&amp;nbsp;PORTTA=0x00;&lt;/DIV&gt;&lt;DIV&gt;}&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;thanks.&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;&amp;nbsp;&lt;/DIV&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Message Edited by Sly535 on &lt;/SPAN&gt;&lt;SPAN class="date_text"&gt;2008-09-28&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN class="time_text"&gt;09:26 PM&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 29 Sep 2008 03:25:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/slow-pin-i-o-manipulation/m-p/189296#M8160</guid>
      <dc:creator>Sly535</dc:creator>
      <dc:date>2008-09-29T03:25:00Z</dc:date>
    </item>
    <item>
      <title>Re: slow pin i/o manipulation</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/slow-pin-i-o-manipulation/m-p/189297#M8161</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;That seems about right for programmatic GPIO pin control.&amp;nbsp; Depending on what you are trying to do, a DMA Timer might get you faster pin transitions, with more precise control.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;From the manual:&lt;/DIV&gt;&lt;BLOCKQUOTE&gt;&lt;DIV&gt;&lt;EM&gt;When a timer reaches the reference value selected by DTRR, it can send an output signal on DTOUTn.&amp;nbsp; DTOUTn can be an active-low pulse or a toggle of the current output, as selected by the DTMRn[OM] bit.&lt;/EM&gt;&lt;/DIV&gt;&lt;/BLOCKQUOTE&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 29 Sep 2008 04:38:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/slow-pin-i-o-manipulation/m-p/189297#M8161</guid>
      <dc:creator>RichTestardi</dc:creator>
      <dc:date>2008-09-29T04:38:06Z</dc:date>
    </item>
    <item>
      <title>Re: slow pin i/o manipulation</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/slow-pin-i-o-manipulation/m-p/189298#M8162</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;thank you for your reply.&lt;BR /&gt;I actually thought to use timers, but the concern is that I have control quickly a&amp;nbsp;complete port to&amp;nbsp; drives an external&amp;nbsp;CPLD.&lt;BR /&gt;I will look further tonight ...&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 29 Sep 2008 17:00:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/slow-pin-i-o-manipulation/m-p/189298#M8162</guid>
      <dc:creator>Sly535</dc:creator>
      <dc:date>2008-09-29T17:00:53Z</dc:date>
    </item>
    <item>
      <title>Re: slow pin i/o manipulation</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/slow-pin-i-o-manipulation/m-p/189299#M8163</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;these are the (huge) waitstates of the off-platform peripherals - 12 cpu clock clock cycles. Some platform peripherals are slightly faster.&lt;BR /&gt;&lt;BR /&gt;Is this still not documented in the current manual?&lt;BR /&gt;&lt;BR /&gt;Oliver&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 29 Sep 2008 20:50:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/slow-pin-i-o-manipulation/m-p/189299#M8163</guid>
      <dc:creator>Obetz</dc:creator>
      <dc:date>2008-09-29T20:50:02Z</dc:date>
    </item>
    <item>
      <title>Re: slow pin i/o manipulation</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/slow-pin-i-o-manipulation/m-p/189300#M8164</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Everything is explained.&lt;BR /&gt;After looking in the manual, I have not seen mention of this small details&lt;BR /&gt;I find it a shame, but I think myself out otherwise.&lt;BR /&gt;Thank you for your participation&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 30 Sep 2008 02:11:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/slow-pin-i-o-manipulation/m-p/189300#M8164</guid>
      <dc:creator>Sly535</dc:creator>
      <dc:date>2008-09-30T02:11:40Z</dc:date>
    </item>
  </channel>
</rss>

