<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic questions about mcf52211's clock module in ColdFire/68K Microcontrollers and Processors</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/questions-about-mcf52211-s-clock-module/m-p/184173#M7655</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all&lt;/P&gt;&lt;P&gt;I have some questions about mcf52211's clock module,hope you can geive me some explanations&lt;/P&gt;&lt;P&gt;1. the CLKMOD[1:0] Pins determine clock mode during POR, The 52211 reference manual says:&lt;/P&gt;&lt;P&gt;CLKMOD[1:0] &amp;nbsp; &amp;nbsp;XTAL &amp;nbsp; &amp;nbsp; &amp;nbsp;Clocking Mode&lt;/P&gt;&lt;P&gt;00 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;0 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; PLL disabled, clock driven by external oscillator&lt;/P&gt;&lt;P&gt;00 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;1 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; PLL disabled, clock driven by on-chip oscillator&lt;/P&gt;&lt;P&gt;01 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;N/A &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;PLL disabled, clock driven by external crystal&lt;/P&gt;&lt;P&gt;10 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;0 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; PLL in normal mode, clock driven by external oscillator&lt;/P&gt;&lt;P&gt;10 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;1 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; PLL in normal mode, clock driven by on-chip oscillator&lt;/P&gt;&lt;P&gt;11 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;N/A &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;PLL in normal mode, clock driven by external crystal&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;my question is if I use MCF52211CAE66 (LQFP64 package), which has not CLKMOD1 pin, how about the clock mode during POR? for example if I connect CLKMOD0 pin to VCC33, what is the clock mode ?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;2.The CCLR register select clock source, reference manual's table 6-11 says:&lt;/P&gt;&lt;P&gt;Table 6-11. CCLR[OSCSEL1] and CCLR[OSCSEL0] Settings&lt;/P&gt;&lt;P&gt;OSCSEL1 OSCSEL0 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; Source of PLL input/bypass clock&lt;/P&gt;&lt;P&gt;0 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;0 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; Primary oscillator (default)&lt;/P&gt;&lt;P&gt;0 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;1 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Relaxation oscillator&lt;/P&gt;&lt;P&gt;1 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;0&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Secondary oscillator&lt;/P&gt;&lt;P&gt;1 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 1&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;my question is what is Primary oscillator and what is secondary oscillator?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;thanks!&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 25 May 2009 10:31:40 GMT</pubDate>
    <dc:creator>bluehacker</dc:creator>
    <dc:date>2009-05-25T10:31:40Z</dc:date>
    <item>
      <title>questions about mcf52211's clock module</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/questions-about-mcf52211-s-clock-module/m-p/184173#M7655</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all&lt;/P&gt;&lt;P&gt;I have some questions about mcf52211's clock module,hope you can geive me some explanations&lt;/P&gt;&lt;P&gt;1. the CLKMOD[1:0] Pins determine clock mode during POR, The 52211 reference manual says:&lt;/P&gt;&lt;P&gt;CLKMOD[1:0] &amp;nbsp; &amp;nbsp;XTAL &amp;nbsp; &amp;nbsp; &amp;nbsp;Clocking Mode&lt;/P&gt;&lt;P&gt;00 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;0 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; PLL disabled, clock driven by external oscillator&lt;/P&gt;&lt;P&gt;00 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;1 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; PLL disabled, clock driven by on-chip oscillator&lt;/P&gt;&lt;P&gt;01 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;N/A &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;PLL disabled, clock driven by external crystal&lt;/P&gt;&lt;P&gt;10 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;0 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; PLL in normal mode, clock driven by external oscillator&lt;/P&gt;&lt;P&gt;10 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;1 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; PLL in normal mode, clock driven by on-chip oscillator&lt;/P&gt;&lt;P&gt;11 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;N/A &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;PLL in normal mode, clock driven by external crystal&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;my question is if I use MCF52211CAE66 (LQFP64 package), which has not CLKMOD1 pin, how about the clock mode during POR? for example if I connect CLKMOD0 pin to VCC33, what is the clock mode ?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;2.The CCLR register select clock source, reference manual's table 6-11 says:&lt;/P&gt;&lt;P&gt;Table 6-11. CCLR[OSCSEL1] and CCLR[OSCSEL0] Settings&lt;/P&gt;&lt;P&gt;OSCSEL1 OSCSEL0 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; Source of PLL input/bypass clock&lt;/P&gt;&lt;P&gt;0 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;0 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; Primary oscillator (default)&lt;/P&gt;&lt;P&gt;0 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;1 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Relaxation oscillator&lt;/P&gt;&lt;P&gt;1 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;0&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Secondary oscillator&lt;/P&gt;&lt;P&gt;1 &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 1&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;my question is what is Primary oscillator and what is secondary oscillator?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;thanks!&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 25 May 2009 10:31:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/questions-about-mcf52211-s-clock-module/m-p/184173#M7655</guid>
      <dc:creator>bluehacker</dc:creator>
      <dc:date>2009-05-25T10:31:40Z</dc:date>
    </item>
    <item>
      <title>Re: questions about mcf52211's clock module</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/questions-about-mcf52211-s-clock-module/m-p/184174#M7656</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The CLKMOD pins have internal pull downs. This means that CLKMOD[1] will default to '0' when the pin is not available on the smaller package. The PLL will thus always be disabled by default.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;Generally the default setting is not critical since the start-up code can immediately overwrite the setting.&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I believe that the secondary oscillator is referring to the external oscillator but I don't remember using this mode, so can't be sure. Unfortunately the manual description of the OSCSEL1 bit doesn't seem to correspond to the table 6-11 so a test is probably the fastest way to be sure...&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Mark&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.uTasker.com" rel="nofollow" target="_blank"&gt;www.uTasker.com&lt;/A&gt;&lt;BR /&gt;- OS, TCP/IP stack, USB, device drivers and simulator for M521X, M521XX, M5221X, M5222X, M5223X, M5225X. One package does them all - &lt;EM&gt;"Embedding it better..."&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 25 May 2009 16:53:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/questions-about-mcf52211-s-clock-module/m-p/184174#M7656</guid>
      <dc:creator>mjbcswitzerland</dc:creator>
      <dc:date>2009-05-25T16:53:18Z</dc:date>
    </item>
  </channel>
</rss>

