<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: MCF5329 and 512 MB DDR DIMM in ColdFire/68K Microcontrollers and Processors</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5329-and-512-MB-DDR-DIMM/m-p/173396#M6592</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Jacques,&lt;BR /&gt;&lt;BR /&gt;I don't think this will be good news for you.&amp;nbsp; But the DDR industry has not be extremely easy on the embedded industry.&amp;nbsp; On the old SDRAM DIMMs (SDR), you had two chipselects and could address the "high" or "low" 32 bits of the DIMM and therefore on an embedded processor you could connect/use two of your SDRAM controller's chipselects.&lt;BR /&gt;&lt;BR /&gt;On DDR dimms, and I haven't double checked the 200pin version, I think you only have one chipselect.&amp;nbsp; When you say 200 pin are you referring to the "laptop" style SODIMMS?&lt;BR /&gt;&lt;BR /&gt;Anyway...the secret is in how the DIMM is split across one or multiple chipselects.&amp;nbsp; Either way, the 16bit wide data bus on the 5329 is probably not going to hook to a normal over the counter DIMM without giving up some of the data bus width.&lt;BR /&gt;&lt;BR /&gt;One piece of good news.&lt;BR /&gt;&lt;BR /&gt;There is a 100 pin DDR DIMM standard that utilizes a 32 bit wide form factor.&amp;nbsp; This will work with the 547x and 548x family.&lt;BR /&gt;&lt;BR /&gt;There are also new standards for DDR2 DIMMs in both 16 bit wide and 32 bit wide form factors.&amp;nbsp; This won't help you on your current DDR question, but could be of use in the future.&amp;nbsp; &lt;IMG alt=":smileyhappy:" class="emoticon emoticon-smileyhappy" id="smileyhappy" src="http://freescale.i.lithium.com/i/smilies/16x16_smiley-happy.gif" title="Smiley Happy" /&gt;&lt;BR /&gt;&lt;BR /&gt;-JWW&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 29 Dec 2007 22:52:05 GMT</pubDate>
    <dc:creator>JWW</dc:creator>
    <dc:date>2007-12-29T22:52:05Z</dc:date>
    <item>
      <title>MCF5329 and 512 MB DDR DIMM</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5329-and-512-MB-DDR-DIMM/m-p/173395#M6591</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;P&gt;&lt;SPAN style="font-size: 4;"&gt;Hi there,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 4;"&gt;I am designing a board using the MCF5329 and would like to use a 200-pin DIMM DDR module with 512 Mbytes. I got the pin out for 200-pin connector. Can anybody tell me how to connect the 16-bit data bus from the MPU to the 64-bit datalines of the DIMM? Also I am not to sure about the DQS and the DM signals assignments. Are there any documentation or apnotes showing how to connect the MCF5329 to a DDR DIMM?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 4;"&gt;Jacques&lt;/SPAN&gt;&lt;/P&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 17 Dec 2007 03:36:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5329-and-512-MB-DDR-DIMM/m-p/173395#M6591</guid>
      <dc:creator>jacquesclaude</dc:creator>
      <dc:date>2007-12-17T03:36:37Z</dc:date>
    </item>
    <item>
      <title>Re: MCF5329 and 512 MB DDR DIMM</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5329-and-512-MB-DDR-DIMM/m-p/173396#M6592</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Jacques,&lt;BR /&gt;&lt;BR /&gt;I don't think this will be good news for you.&amp;nbsp; But the DDR industry has not be extremely easy on the embedded industry.&amp;nbsp; On the old SDRAM DIMMs (SDR), you had two chipselects and could address the "high" or "low" 32 bits of the DIMM and therefore on an embedded processor you could connect/use two of your SDRAM controller's chipselects.&lt;BR /&gt;&lt;BR /&gt;On DDR dimms, and I haven't double checked the 200pin version, I think you only have one chipselect.&amp;nbsp; When you say 200 pin are you referring to the "laptop" style SODIMMS?&lt;BR /&gt;&lt;BR /&gt;Anyway...the secret is in how the DIMM is split across one or multiple chipselects.&amp;nbsp; Either way, the 16bit wide data bus on the 5329 is probably not going to hook to a normal over the counter DIMM without giving up some of the data bus width.&lt;BR /&gt;&lt;BR /&gt;One piece of good news.&lt;BR /&gt;&lt;BR /&gt;There is a 100 pin DDR DIMM standard that utilizes a 32 bit wide form factor.&amp;nbsp; This will work with the 547x and 548x family.&lt;BR /&gt;&lt;BR /&gt;There are also new standards for DDR2 DIMMs in both 16 bit wide and 32 bit wide form factors.&amp;nbsp; This won't help you on your current DDR question, but could be of use in the future.&amp;nbsp; &lt;IMG alt=":smileyhappy:" class="emoticon emoticon-smileyhappy" id="smileyhappy" src="http://freescale.i.lithium.com/i/smilies/16x16_smiley-happy.gif" title="Smiley Happy" /&gt;&lt;BR /&gt;&lt;BR /&gt;-JWW&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 29 Dec 2007 22:52:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5329-and-512-MB-DDR-DIMM/m-p/173396#M6592</guid>
      <dc:creator>JWW</dc:creator>
      <dc:date>2007-12-29T22:52:05Z</dc:date>
    </item>
  </channel>
</rss>

