<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Harder getting the CPU in debug mode once the external flash is programmed? in ColdFire/68K Microcontrollers and Processors</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Harder-getting-the-CPU-in-debug-mode-once-the-external-flash-is/m-p/172268#M6472</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;When there's no code in the FLASH the CPU will most likely be getting into a "Fault-on-fault" state and halting. With code in the FLASH it is running. That's one difference.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;What do you have JTAG_EN connected to? The manual implies this pin selects JTAG or BDM at any time, but also says "The JTAG_EN does not support dynamic switching between JTAG and BDM modes".&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The pod may connect to this pin, check it. Do you have a pull-up or pull-down on this pin? What does the development board for that chip do?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Maybe the pod isn't able to drive CPU Reset properly? How do you have the pod's reset connected to the chip reset?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Tom&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 27 Dec 2010 08:02:14 GMT</pubDate>
    <dc:creator>TomE</dc:creator>
    <dc:date>2010-12-27T08:02:14Z</dc:date>
    <item>
      <title>Harder getting the CPU in debug mode once the external flash is programmed?</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Harder-getting-the-CPU-in-debug-mode-once-the-external-flash-is/m-p/172267#M6471</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Well the subject pretty much says it all. I made a board with the MCF5249L MPU and everything works great. There is only a little concern about getting into debug mode using the PE Micro BDM Rev D.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;If the flash is erased, CodeWarrior and PROGCFZ will connect to it fast and without any problems. However, if the flash has a program in it, I have to manually reset the board by pressing the reset button on board, then the BDM will connect without issues.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Whats really weird is that this happens ONLY when the external flash have been programmed, never once when the flash is erased. My flash device is an : SST39VF3201B in case that helps any.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Does anyone see a reason as to why this might be happening? I am completely lost&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Dec 2010 07:44:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Harder-getting-the-CPU-in-debug-mode-once-the-external-flash-is/m-p/172267#M6471</guid>
      <dc:creator>s4w2099</dc:creator>
      <dc:date>2010-12-27T07:44:26Z</dc:date>
    </item>
    <item>
      <title>Re: Harder getting the CPU in debug mode once the external flash is programmed?</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Harder-getting-the-CPU-in-debug-mode-once-the-external-flash-is/m-p/172268#M6472</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;When there's no code in the FLASH the CPU will most likely be getting into a "Fault-on-fault" state and halting. With code in the FLASH it is running. That's one difference.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;What do you have JTAG_EN connected to? The manual implies this pin selects JTAG or BDM at any time, but also says "The JTAG_EN does not support dynamic switching between JTAG and BDM modes".&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The pod may connect to this pin, check it. Do you have a pull-up or pull-down on this pin? What does the development board for that chip do?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Maybe the pod isn't able to drive CPU Reset properly? How do you have the pod's reset connected to the chip reset?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Tom&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Dec 2010 08:02:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Harder-getting-the-CPU-in-debug-mode-once-the-external-flash-is/m-p/172268#M6472</guid>
      <dc:creator>TomE</dc:creator>
      <dc:date>2010-12-27T08:02:14Z</dc:date>
    </item>
    <item>
      <title>Re: Harder getting the CPU in debug mode once the external flash is programmed?</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Harder-getting-the-CPU-in-debug-mode-once-the-external-flash-is/m-p/172269#M6473</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Tom,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your response. I double checked everything and my JTAG_EN (TEST0) is pulled high to VCC so, it is not&amp;nbsp;dynamically&amp;nbsp;switched. I did notice that I accidentally populated a 330 Ohm resistor for !RESET input pin. Despite this the debugger seems to be pulling it low without a problem.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Just to discard any possible problems I installed the latest version of the debugger cable driver. I have not had problems after that either with the flash deleted or full....&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I know its weird.... I will keep developing the software and keep an eye on it. Will surely let you know in this thread if this thing starts happening again.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 28 Dec 2010 10:41:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Harder-getting-the-CPU-in-debug-mode-once-the-external-flash-is/m-p/172269#M6473</guid>
      <dc:creator>s4w2099</dc:creator>
      <dc:date>2010-12-28T10:41:07Z</dc:date>
    </item>
  </channel>
</rss>

