<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic MCF5485 FEC design in ColdFire/68K Microcontrollers and Processors</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5485-FEC-design/m-p/160842#M5072</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Because we need two ethernet on the design, so we change the MCF5482 to MCF5485, there&amp;nbsp;are&amp;nbsp;two ethernet PHYs needed for the FEC. Are there more cheaper solution? fg. just one ethernet PHYs?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;your&amp;nbsp;suggestion&amp;nbsp;is appreciative&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you again&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 11 Mar 2009 16:19:41 GMT</pubDate>
    <dc:creator>Jason_Shi</dc:creator>
    <dc:date>2009-03-11T16:19:41Z</dc:date>
    <item>
      <title>MCF5485 FEC design</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5485-FEC-design/m-p/160842#M5072</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Because we need two ethernet on the design, so we change the MCF5482 to MCF5485, there&amp;nbsp;are&amp;nbsp;two ethernet PHYs needed for the FEC. Are there more cheaper solution? fg. just one ethernet PHYs?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;your&amp;nbsp;suggestion&amp;nbsp;is appreciative&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you again&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 11 Mar 2009 16:19:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5485-FEC-design/m-p/160842#M5072</guid>
      <dc:creator>Jason_Shi</dc:creator>
      <dc:date>2009-03-11T16:19:41Z</dc:date>
    </item>
    <item>
      <title>Re: MCF5485 FEC design</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5485-FEC-design/m-p/160843#M5073</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Jason,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;You can buy ethernet phys that are "dual-phy" capable.&amp;nbsp; You can then connect two FEC channels to the single chip and then two sets of magnetics and jacks...&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Take a look at the MCF54455 page.&amp;nbsp; The EVB board for this V4 ColdFire has two FECs and uses a dual-phy example with RMII.&amp;nbsp; You should be able to reference this evb board design.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Board name is: M54455EVB&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-JWW&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 19 Mar 2009 06:53:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5485-FEC-design/m-p/160843#M5073</guid>
      <dc:creator>JWW</dc:creator>
      <dc:date>2009-03-19T06:53:40Z</dc:date>
    </item>
  </channel>
</rss>

