<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>ColdFire/68K Microcontrollers and ProcessorsのトピックRe: M54X5EVB User Flash Memory Problem</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/M54X5EVB-User-Flash-Memory-Problem/m-p/160600#M5052</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Take a look at the hold time requirements for the address latch.&amp;nbsp; The extra cycle of address setup is required for the latch to snag the address properly.&lt;BR /&gt;&lt;BR /&gt;-mnorman&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 13 Nov 2007 05:28:48 GMT</pubDate>
    <dc:creator>mnorman</dc:creator>
    <dc:date>2007-11-13T05:28:48Z</dc:date>
    <item>
      <title>M54X5EVB User Flash Memory Problem</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/M54X5EVB-User-Flash-Memory-Problem/m-p/160599#M5051</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;DIV&gt;For some time now I have been successfully using an M54X5EVB and a custom board based on this design on one project.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;On a second project that is using a MCF5485 FireEngine board, I found that the code flash chip (the Intel 28F128K3 "StrataFlash" chip) wasn't working correctly any more. I tried a second board and got the same results.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;The flash chip wasn't totally dead - I could step through the CFI intructions and the status looked OK, but the flash blocks would not unlock.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;After much hair-pulling, I finally found that by changing the ColdFire chip select settings to add 1 cycle address setup time before CS# is asserted, the chip started working!&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Now this is puzzling me, partly because the spec sheet for the Intel 28F128K3 does not show any requirement for address setup before CS# is asserted. Also, I worked for over a year on my previous project using the flash chip with the default settings (no address setup time) and didn't see any problems.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Anybody have any suggestions why the flash chip should start misbehaving this way?&lt;BR /&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 04 Nov 2007 09:11:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/M54X5EVB-User-Flash-Memory-Problem/m-p/160599#M5051</guid>
      <dc:creator>admin</dc:creator>
      <dc:date>2007-11-04T09:11:44Z</dc:date>
    </item>
    <item>
      <title>Re: M54X5EVB User Flash Memory Problem</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/M54X5EVB-User-Flash-Memory-Problem/m-p/160600#M5052</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Take a look at the hold time requirements for the address latch.&amp;nbsp; The extra cycle of address setup is required for the latch to snag the address properly.&lt;BR /&gt;&lt;BR /&gt;-mnorman&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 13 Nov 2007 05:28:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/M54X5EVB-User-Flash-Memory-Problem/m-p/160600#M5052</guid>
      <dc:creator>mnorman</dc:creator>
      <dc:date>2007-11-13T05:28:48Z</dc:date>
    </item>
    <item>
      <title>Re: M54X5EVB User Flash Memory Problem</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/M54X5EVB-User-Flash-Memory-Problem/m-p/160601#M5053</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;mnorman,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;You may be right - but if that is the case,&amp;nbsp;how do you explain the boot flash on CS0 working OK without this setup time?&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 13 Nov 2007 09:24:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/M54X5EVB-User-Flash-Memory-Problem/m-p/160601#M5053</guid>
      <dc:creator>admin</dc:creator>
      <dc:date>2007-11-13T09:24:26Z</dc:date>
    </item>
    <item>
      <title>Re: M54X5EVB User Flash Memory Problem</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/M54X5EVB-User-Flash-Memory-Problem/m-p/160602#M5054</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;That's a good question and I don't have a good answer for why it works with the other Flash device.&amp;nbsp; I would certainly expect an exhaustive test of the boot flash to fail if this extra cycle of address setup wasn't provided.&lt;BR /&gt;&lt;BR /&gt;-mnorman&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 17 Nov 2007 02:08:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/M54X5EVB-User-Flash-Memory-Problem/m-p/160602#M5054</guid>
      <dc:creator>mnorman</dc:creator>
      <dc:date>2007-11-17T02:08:36Z</dc:date>
    </item>
  </channel>
</rss>

