<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Problems with interrupt handling in ColdFire/68K Microcontrollers and Processors</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Problems-with-interrupt-handling/m-p/155217#M4417</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi. I've got the following problem and I hope anyone can help me.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I want to build up a small CAN network with MCF52235 and therefor I want to use an interrupt controlled message receive, so&amp;nbsp;every successful received message is caught by the ISR.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For the first tests, I enabled the interrupt sources for the flexcan message buffers with interrupt level and priority, set all IMASK bits in flexcan module and put the interrupt handlers in the vector table. But when I start the transmission and the IFLAG bit for successful transmit is set, no interrupt occurs.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;In the attached files are the exceptions.c with the vector_table, MCF52235_INTC.h with ISR prototypes and MCF52235.c with interruptcontroller initialization and the ISR functions.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I hope anyone can tell me where I did something wrong.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.freescale.com%2Ffiles%2Fcommunity_files%2FCFCOMM%2F8147_1_exceptions.c" rel="nofollow" target="_blank"&gt;exceptions.c&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.freescale.com%2Ffiles%2Fcommunity_files%2FCFCOMM%2F8147_2_MCF52235_INTC.c" rel="nofollow" target="_blank"&gt;MCF52235_INTC.c&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.freescale.com%2Ffiles%2Fcommunity_files%2FCFCOMM%2F8147_3_MCF52235_INTC.h" rel="nofollow" target="_blank"&gt;MCF52235_INTC.h&lt;/A&gt;&lt;/P&gt;&lt;DIV class="message-edit-history"&gt;&lt;SPAN class="edit-author"&gt;Message Edited by t.dowe on&lt;/SPAN&gt; &lt;SPAN class="local-date"&gt;2009-11-18&lt;/SPAN&gt; &lt;SPAN class="local-time"&gt;10:57 AM&lt;/SPAN&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 17 Nov 2009 22:01:03 GMT</pubDate>
    <dc:creator>Richmand</dc:creator>
    <dc:date>2009-11-17T22:01:03Z</dc:date>
    <item>
      <title>Problems with interrupt handling</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Problems-with-interrupt-handling/m-p/155217#M4417</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi. I've got the following problem and I hope anyone can help me.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I want to build up a small CAN network with MCF52235 and therefor I want to use an interrupt controlled message receive, so&amp;nbsp;every successful received message is caught by the ISR.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For the first tests, I enabled the interrupt sources for the flexcan message buffers with interrupt level and priority, set all IMASK bits in flexcan module and put the interrupt handlers in the vector table. But when I start the transmission and the IFLAG bit for successful transmit is set, no interrupt occurs.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;In the attached files are the exceptions.c with the vector_table, MCF52235_INTC.h with ISR prototypes and MCF52235.c with interruptcontroller initialization and the ISR functions.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I hope anyone can tell me where I did something wrong.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.freescale.com%2Ffiles%2Fcommunity_files%2FCFCOMM%2F8147_1_exceptions.c" rel="nofollow" target="_blank"&gt;exceptions.c&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.freescale.com%2Ffiles%2Fcommunity_files%2FCFCOMM%2F8147_2_MCF52235_INTC.c" rel="nofollow" target="_blank"&gt;MCF52235_INTC.c&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.freescale.com%2Ffiles%2Fcommunity_files%2FCFCOMM%2F8147_3_MCF52235_INTC.h" rel="nofollow" target="_blank"&gt;MCF52235_INTC.h&lt;/A&gt;&lt;/P&gt;&lt;DIV class="message-edit-history"&gt;&lt;SPAN class="edit-author"&gt;Message Edited by t.dowe on&lt;/SPAN&gt; &lt;SPAN class="local-date"&gt;2009-11-18&lt;/SPAN&gt; &lt;SPAN class="local-time"&gt;10:57 AM&lt;/SPAN&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 17 Nov 2009 22:01:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Problems-with-interrupt-handling/m-p/155217#M4417</guid>
      <dc:creator>Richmand</dc:creator>
      <dc:date>2009-11-17T22:01:03Z</dc:date>
    </item>
    <item>
      <title>Re: Problems with interrupt handling</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Problems-with-interrupt-handling/m-p/155218#M4418</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;PRE&gt;    MCF_INTC0_IMRH = 0xFFFFFFFF;   /* Masks all interrupts in IMRH */
    MCF_INTC0_IMRL = 0xFFFFFFFE;   /* Masks all interrupts in IMRL */
    MCF_INTC1_IMRH = 0xFFFFFFFF;   /* Masks all interrupts in IMRH */
&lt;/PRE&gt;&lt;P&gt;Check that you are allowing CAN interrupts by 'clearing' the appropriate bits in MCF_INTC1_IMRH.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;These are&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&amp;nbsp; #define CAN_TX_INTS_L&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x0000ff00&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; // Interrupt controller 1&lt;BR /&gt;&amp;nbsp; #define CAN_RX_INTS_L&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x00ff0000&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; // Interrupt controller 1&lt;BR /&gt;&amp;nbsp; #define CAN_ERR_INT_L&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x01000000&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; // Interrupt controller 1&lt;BR /&gt;&amp;nbsp; #define CAN_BOFF_INT_L&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x02000000&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; // Interrupt controller 1&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Mark&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.uTasker.com" rel="nofollow noopener noreferrer noopener noreferrer" target="_self"&gt;www.uTasker.com&lt;/A&gt;&lt;BR /&gt;- OS, TCP/IP stack, USB, device drivers and simulator for M521X, M521XX, M5221X, M5222X, M5223X, M5225X. One package does them all - "&lt;EM&gt;Embedding it better...&lt;/EM&gt;"&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 Oct 2020 08:59:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Problems-with-interrupt-handling/m-p/155218#M4418</guid>
      <dc:creator>mjbcswitzerland</dc:creator>
      <dc:date>2020-10-29T08:59:10Z</dc:date>
    </item>
  </channel>
</rss>

