<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>ColdFire/68K Microcontrollers and ProcessorsのトピックRe: Query on PIT in MCF5282</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Query-on-PIT-in-MCF5282/m-p/138180#M2017</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;P&gt;Hi TTA,&lt;/P&gt;&lt;P&gt;Did you lower the SR from 0x2700 to 0x2000?&amp;nbsp; The system status register (SR) is like a global mask.&amp;nbsp; Whatever Interrupt Level it is at, then interrupt sources that are at that level or less will be blocked.&amp;nbsp; So lowering the SR to a IL=0 (i.e. SR=0x2000) will let the interrupt source get to the core.&lt;/P&gt;&lt;P&gt;Regards, DavidS&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 17 Jun 2006 01:03:23 GMT</pubDate>
    <dc:creator>DavidS</dc:creator>
    <dc:date>2006-06-17T01:03:23Z</dc:date>
    <item>
      <title>Query on PIT in MCF5282</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Query-on-PIT-in-MCF5282/m-p/138179#M2016</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Hi ,&lt;/DIV&gt;&lt;DIV&gt;I am using M5282EVB evaluation board with Codewarrior for coldfire.&lt;/DIV&gt;&lt;DIV&gt;I am trying to set up a PIT in my application.&lt;/DIV&gt;&lt;DIV&gt;But somehow the interrupt doesnt get generated. Is there anything i am missing here.In the Vectors.s I have replaced the existing interrupt handler for Vector 77 (119) with _pit0_handler. Am i missing something here?&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;void main()&lt;/DIV&gt;&lt;DIV&gt;{&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; InitializeTimers();&lt;/DIV&gt;&lt;DIV&gt;}&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;void InitializeTimers()&lt;BR /&gt;{&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;MCF5282_INTC0_ICR55 = 0 | MCF5282_INTC_ICR_IP(6) | MCF5282_INTC_ICR_IL(6);&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;&amp;nbsp;MCF5282_PIT0_PCSR = 0 | MCF5282_PIT_PCSR_PRE(0xF)&lt;BR /&gt;&amp;nbsp;|MCF5282_PIT_PCSR_PIE&lt;BR /&gt;&amp;nbsp;|MCF5282_PIT_PCSR_EN&lt;BR /&gt;&amp;nbsp;|MCF5282_PIT_PCSR_RLD;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;MCF5282_PIT0_PMR&amp;nbsp;&amp;nbsp; = 0x1111;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;MCF5282_INTC0_ICR55 = 0x3F;//0x0B;//Set IP and IL&lt;BR /&gt;&amp;nbsp;MCF5282_INTC0_IMRH &amp;amp;= 0x00800000;//Enable PIT0&lt;/DIV&gt;&lt;DIV&gt;}&lt;/DIV&gt;&lt;DIV&gt;__interrupt__ void pit0_handler(void)&lt;BR /&gt;{&amp;nbsp;&amp;nbsp;int i;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;for(i=0;i&amp;lt;=300000;i++);&lt;BR /&gt;&amp;nbsp;&amp;nbsp;MCF5282_GPIO_PORTTC &amp;amp;= 0x00;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;MCF5282_GPIO_PORTTD |= 0xFF;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp;MCF5282_PIT0_PCSR |= MCF5282_PIT_PCSR_PIF;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;//MCF5282_PIT0_PCSR &amp;amp;= 0xFFFE; Is this required?????&lt;BR /&gt;&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;}&lt;BR /&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 05 Jun 2006 21:18:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Query-on-PIT-in-MCF5282/m-p/138179#M2016</guid>
      <dc:creator>TTA</dc:creator>
      <dc:date>2006-06-05T21:18:34Z</dc:date>
    </item>
    <item>
      <title>Re: Query on PIT in MCF5282</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Query-on-PIT-in-MCF5282/m-p/138180#M2017</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;P&gt;Hi TTA,&lt;/P&gt;&lt;P&gt;Did you lower the SR from 0x2700 to 0x2000?&amp;nbsp; The system status register (SR) is like a global mask.&amp;nbsp; Whatever Interrupt Level it is at, then interrupt sources that are at that level or less will be blocked.&amp;nbsp; So lowering the SR to a IL=0 (i.e. SR=0x2000) will let the interrupt source get to the core.&lt;/P&gt;&lt;P&gt;Regards, DavidS&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 17 Jun 2006 01:03:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Query-on-PIT-in-MCF5282/m-p/138180#M2017</guid>
      <dc:creator>DavidS</dc:creator>
      <dc:date>2006-06-17T01:03:23Z</dc:date>
    </item>
  </channel>
</rss>

