<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: MCF5272 QSPI Chip Selects in ColdFire/68K Microcontrollers and Processors</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5272-QSPI-Chip-Selects/m-p/134376#M1450</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;The QSPI Chip Select inactive level is programmable...it can be either active high or active low. This is configured with the CSIV bit (bit 12) of the QWR Register. Please refer to section 14.5.3 of the user's manual for additional information.&lt;BR /&gt;&lt;BR /&gt;-mp&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 04 May 2006 04:23:41 GMT</pubDate>
    <dc:creator>mpeters</dc:creator>
    <dc:date>2006-05-04T04:23:41Z</dc:date>
    <item>
      <title>MCF5272 QSPI Chip Selects</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5272-QSPI-Chip-Selects/m-p/134375#M1449</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;The naming convention for the 5272 QSPI chip selects seems to imply that they&amp;nbsp;are active high, but the note under Figure 14-4 on page 14-11 of the User's Manual says that "Chip selects are active low".&amp;nbsp; Are the QSPI chip select pins active high or active low?&amp;nbsp;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 03 May 2006 02:00:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5272-QSPI-Chip-Selects/m-p/134375#M1449</guid>
      <dc:creator>cdavison</dc:creator>
      <dc:date>2006-05-03T02:00:09Z</dc:date>
    </item>
    <item>
      <title>Re: MCF5272 QSPI Chip Selects</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5272-QSPI-Chip-Selects/m-p/134376#M1450</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;The QSPI Chip Select inactive level is programmable...it can be either active high or active low. This is configured with the CSIV bit (bit 12) of the QWR Register. Please refer to section 14.5.3 of the user's manual for additional information.&lt;BR /&gt;&lt;BR /&gt;-mp&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 04 May 2006 04:23:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5272-QSPI-Chip-Selects/m-p/134376#M1450</guid>
      <dc:creator>mpeters</dc:creator>
      <dc:date>2006-05-04T04:23:41Z</dc:date>
    </item>
    <item>
      <title>Re: MCF5272 QSPI Chip Selects</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5272-QSPI-Chip-Selects/m-p/134377#M1451</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;If I read the data book right, the inactive level applies to all QSPI chip selects, so all chip selects are active high or all are active low; you can't have one active high chip select and the rest active low.&amp;nbsp; Is this right?&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 04 May 2006 04:33:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5272-QSPI-Chip-Selects/m-p/134377#M1451</guid>
      <dc:creator>cdavison</dc:creator>
      <dc:date>2006-05-04T04:33:38Z</dc:date>
    </item>
    <item>
      <title>Re: MCF5272 QSPI Chip Selects</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5272-QSPI-Chip-Selects/m-p/134378#M1452</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Yes, this is correct. They are not individually selectable. Either all chip selects are active high, or they are all active low.&lt;BR /&gt;&lt;BR /&gt;-mp&lt;P&gt;Message Edited by mpeters on &lt;SPAN class="date_text"&gt;05-03-2006&lt;/SPAN&gt; &lt;SPAN class="time_text"&gt;05:09 PM&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 04 May 2006 05:09:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF5272-QSPI-Chip-Selects/m-p/134378#M1452</guid>
      <dc:creator>mpeters</dc:creator>
      <dc:date>2006-05-04T05:09:08Z</dc:date>
    </item>
  </channel>
</rss>

