<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>ColdFire/68K Microcontrollers and ProcessorsのトピックMCF548x DDR Address?</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF548x-DDR-Address/m-p/1015562#M13909</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hey!&amp;nbsp; I'm setting up the&amp;nbsp; &lt;SPAN class=""&gt;SDRAM Controller (SDRAMC) on the MCF5485.&amp;nbsp;&amp;nbsp;&lt;BR /&gt;&lt;/SPAN&gt;I had a small question.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Once the SDRAMC is initialized, what is the address of the SDR/DDR memory?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If I understand correctly, the reference manual says you can set it with the DACRx register.&lt;/P&gt;&lt;P&gt;However, I can't find anything about the DACRx registers.&lt;/P&gt;&lt;P&gt;So my question is, what is the address of the DDR/SDR.&amp;nbsp; Do I set it up in the DACRx registers.&amp;nbsp; If so, are the DACRx registers memory mapped? Special registers.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/91539i229DB86DA9D52CB9/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks in advance!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Edit:&amp;nbsp; I think it's the&amp;nbsp;CSBA in the&amp;nbsp; &lt;SPAN class=""&gt;CS&lt;/SPAN&gt;&lt;SPAN class=""&gt;n&lt;/SPAN&gt;&lt;SPAN class=""&gt;CFG&lt;/SPAN&gt;&amp;nbsp;.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jan 2020 23:34:41 GMT</pubDate>
    <dc:creator>zwilcox</dc:creator>
    <dc:date>2020-01-15T23:34:41Z</dc:date>
    <item>
      <title>MCF548x DDR Address?</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF548x-DDR-Address/m-p/1015562#M13909</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hey!&amp;nbsp; I'm setting up the&amp;nbsp; &lt;SPAN class=""&gt;SDRAM Controller (SDRAMC) on the MCF5485.&amp;nbsp;&amp;nbsp;&lt;BR /&gt;&lt;/SPAN&gt;I had a small question.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Once the SDRAMC is initialized, what is the address of the SDR/DDR memory?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If I understand correctly, the reference manual says you can set it with the DACRx register.&lt;/P&gt;&lt;P&gt;However, I can't find anything about the DACRx registers.&lt;/P&gt;&lt;P&gt;So my question is, what is the address of the DDR/SDR.&amp;nbsp; Do I set it up in the DACRx registers.&amp;nbsp; If so, are the DACRx registers memory mapped? Special registers.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/91539i229DB86DA9D52CB9/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks in advance!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Edit:&amp;nbsp; I think it's the&amp;nbsp;CSBA in the&amp;nbsp; &lt;SPAN class=""&gt;CS&lt;/SPAN&gt;&lt;SPAN class=""&gt;n&lt;/SPAN&gt;&lt;SPAN class=""&gt;CFG&lt;/SPAN&gt;&amp;nbsp;.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jan 2020 23:34:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF548x-DDR-Address/m-p/1015562#M13909</guid>
      <dc:creator>zwilcox</dc:creator>
      <dc:date>2020-01-15T23:34:41Z</dc:date>
    </item>
    <item>
      <title>Re: MCF548x DDR Address?</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF548x-DDR-Address/m-p/1015563#M13910</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please refer MCF5485EVB SDRAM configuration file with below info:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/94326i6F8C7B38FC55099A/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_2.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/94369iB4A0195CA14459D9/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;SDRAM memory address was set with&amp;nbsp;SDRAM Chip Select Configuration Registers (CSnCFG) [CSBA] bits:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_3.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/94411iDA929F3FF5946E08/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_3.png" alt="pastedImage_3.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I attached &amp;lt;MCF5485EVB_SDRAM.cfg&amp;gt; file for your reference.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Wish it helps.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Mike&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Jan 2020 05:05:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF548x-DDR-Address/m-p/1015563#M13910</guid>
      <dc:creator>Hui_Ma</dc:creator>
      <dc:date>2020-01-16T05:05:49Z</dc:date>
    </item>
    <item>
      <title>Re: MCF548x DDR Address?</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF548x-DDR-Address/m-p/1015564#M13911</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;If you go to &lt;A href="http://www.nxp.com"&gt;www.nxp.com&lt;/A&gt; and type a phrase (like "DACR0 and DACR1") into the Search Box, you'll find a list of Reference Manuals that have that phrase in it.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Ones like the MCF5307 and others. These are the Reference Manuals that sentence you quoted was most likely copied from. But this chip doesn't have those registers. As you found and as Hui Ma answered, in this chip the data written into the CSBA field of the CSnCFG registers is used to match the CPU adddress - combined with the CSSZ field.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Tom&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Jan 2020 22:15:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/MCF548x-DDR-Address/m-p/1015564#M13911</guid>
      <dc:creator>TomE</dc:creator>
      <dc:date>2020-01-16T22:15:18Z</dc:date>
    </item>
  </channel>
</rss>

