<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Interfacing 8-bit parallel memory with MC9S12XEP100 in ColdFire/68K Microcontrollers and Processors</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Interfacing-8-bit-parallel-memory-with-MC9S12XEP100/m-p/700048#M13296</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;One of the Admins should be able to move this thread there.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Actually, as the Author, I think there's an option somewhere that lets you move the thread to somewhere else.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Tom&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 13 Oct 2017 01:13:53 GMT</pubDate>
    <dc:creator>TomE</dc:creator>
    <dc:date>2017-10-13T01:13:53Z</dc:date>
    <item>
      <title>Interfacing 8-bit parallel memory with MC9S12XEP100</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Interfacing-8-bit-parallel-memory-with-MC9S12XEP100/m-p/700045#M13293</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I have interfaced&amp;nbsp;MC9S12XEP100 with 8-bit (16 address lines) parallel EEPROM where the A0 line of&amp;nbsp;MC9S12XEP100 is connected to A0 line of EEPROM, A1 line of&amp;nbsp;MC9S12XEP100 is connected to A1 line of EEPROM and so on till A15. While accessing the memory HDBE bit in EBICTL0 register is set to zero which implies&amp;nbsp;DATA[15:8], UDS, and LDS disabled and ASIZ is set to 16. However, it is observed that only odd addresses of memory is accessed by the&amp;nbsp;&lt;SPAN&gt;MC9S12XEP100. The A0 line of controller remains at logic HIGH level.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Is there any way to access the whole 8-bit memory using&amp;nbsp;MC9S12XEP100 for above mentioned hardware configuration?&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 06 Oct 2017 04:13:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Interfacing-8-bit-parallel-memory-with-MC9S12XEP100/m-p/700045#M13293</guid>
      <dc:creator>shraddhanagle</dc:creator>
      <dc:date>2017-10-06T04:13:15Z</dc:date>
    </item>
    <item>
      <title>Re: Interfacing 8-bit parallel memory with MC9S12XEP100</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Interfacing-8-bit-parallel-memory-with-MC9S12XEP100/m-p/700046#M13294</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The microprocessor that you are using is not a Coldfire/68K, so you might be better asking your&amp;nbsp;question in the forum for the S12 series:&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" href="https://community.nxp.com/community/s32/16-bit"&gt;S12 / MagniV Micro controllers&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Cheers,&lt;/P&gt;&lt;P&gt;Shaun&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 08 Oct 2017 20:39:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Interfacing-8-bit-parallel-memory-with-MC9S12XEP100/m-p/700046#M13294</guid>
      <dc:creator>yibbidy</dc:creator>
      <dc:date>2017-10-08T20:39:11Z</dc:date>
    </item>
    <item>
      <title>Re: Interfacing 8-bit parallel memory with MC9S12XEP100</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Interfacing-8-bit-parallel-memory-with-MC9S12XEP100/m-p/700047#M13295</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you Shaun!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 09 Oct 2017 03:33:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Interfacing-8-bit-parallel-memory-with-MC9S12XEP100/m-p/700047#M13295</guid>
      <dc:creator>shraddhanagle</dc:creator>
      <dc:date>2017-10-09T03:33:21Z</dc:date>
    </item>
    <item>
      <title>Re: Interfacing 8-bit parallel memory with MC9S12XEP100</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Interfacing-8-bit-parallel-memory-with-MC9S12XEP100/m-p/700048#M13296</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;One of the Admins should be able to move this thread there.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Actually, as the Author, I think there's an option somewhere that lets you move the thread to somewhere else.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Tom&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 13 Oct 2017 01:13:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Interfacing-8-bit-parallel-memory-with-MC9S12XEP100/m-p/700048#M13296</guid>
      <dc:creator>TomE</dc:creator>
      <dc:date>2017-10-13T01:13:53Z</dc:date>
    </item>
  </channel>
</rss>

