<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic no PST_CLK output in BDM mode in ColdFire/68K Microcontrollers and Processors</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/no-PST-CLK-output-in-BDM-mode/m-p/631808#M13095</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;On my board, a MCF54415 is used in BDM mode. I am sure that JTAG_EN is low, RESET is high, Power is in the range of recommand value, clock is 50MHz, FB_CLK output in 62.5MHz. But no PST_CLK output and MCF54415 can't run in BDM mode with P&amp;amp;E MULTILINK. What factor can influence PST_CLK? Some error in BOOTMODE or BOOT Config can lead to that?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 29 Nov 2016 03:44:48 GMT</pubDate>
    <dc:creator>changliu1</dc:creator>
    <dc:date>2016-11-29T03:44:48Z</dc:date>
    <item>
      <title>no PST_CLK output in BDM mode</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/no-PST-CLK-output-in-BDM-mode/m-p/631808#M13095</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;On my board, a MCF54415 is used in BDM mode. I am sure that JTAG_EN is low, RESET is high, Power is in the range of recommand value, clock is 50MHz, FB_CLK output in 62.5MHz. But no PST_CLK output and MCF54415 can't run in BDM mode with P&amp;amp;E MULTILINK. What factor can influence PST_CLK? Some error in BOOTMODE or BOOT Config can lead to that?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 29 Nov 2016 03:44:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/no-PST-CLK-output-in-BDM-mode/m-p/631808#M13095</guid>
      <dc:creator>changliu1</dc:creator>
      <dc:date>2016-11-29T03:44:48Z</dc:date>
    </item>
    <item>
      <title>Re: no PST_CLK output in BDM mode</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/no-PST-CLK-output-in-BDM-mode/m-p/631809#M13096</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The problem is solved.&amp;nbsp; FlexBUS of MCF54415 is connected to a lattice CPLD and programn signal of CPLD is connected to resetout of MCF54415. When board power up, MCF54415 output a 20ms low on resetout signal, then all pins of CPLD is tied to ground. But at the same time, FB_AD9 output high low. So the actual voltage of FB_AD9 is only 1.2V. When resetout is high again, FB_AD9 and pins of CPLD recover to tri-state. But no PST_CLK output, and MCF54415 can not enter in BDM mode. After I disconnect the resetout of MCF54415 and programn pin of CPLD, everything is OK.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 02 Dec 2016 03:44:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/no-PST-CLK-output-in-BDM-mode/m-p/631809#M13096</guid>
      <dc:creator>changliu1</dc:creator>
      <dc:date>2016-12-02T03:44:26Z</dc:date>
    </item>
  </channel>
</rss>

