<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>ColdFire/68K Microcontrollers and ProcessorsのトピックCan both RIE and ILIE be set so that either condition will cause an interrupt in the MCF51JM128EVLK ?</title>
    <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Can-both-RIE-and-ILIE-be-set-so-that-either-condition-will-cause/m-p/628777#M13080</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I want to use the Serial Receive line IDLE condition to call my parsing code after a data packet has been received and buffered. ie: IRQs to move each byte as received to buffer/que then when line becomes IDLE for 1 byte time, start parsing the packet. I do not want to poll Status Register 1 flags as this clears the flags. My source is in assembly.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 03 Nov 2016 20:57:00 GMT</pubDate>
    <dc:creator>bobreichenbach</dc:creator>
    <dc:date>2016-11-03T20:57:00Z</dc:date>
    <item>
      <title>Can both RIE and ILIE be set so that either condition will cause an interrupt in the MCF51JM128EVLK ?</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Can-both-RIE-and-ILIE-be-set-so-that-either-condition-will-cause/m-p/628777#M13080</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I want to use the Serial Receive line IDLE condition to call my parsing code after a data packet has been received and buffered. ie: IRQs to move each byte as received to buffer/que then when line becomes IDLE for 1 byte time, start parsing the packet. I do not want to poll Status Register 1 flags as this clears the flags. My source is in assembly.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 03 Nov 2016 20:57:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Can-both-RIE-and-ILIE-be-set-so-that-either-condition-will-cause/m-p/628777#M13080</guid>
      <dc:creator>bobreichenbach</dc:creator>
      <dc:date>2016-11-03T20:57:00Z</dc:date>
    </item>
    <item>
      <title>Re: Can both RIE and ILIE be set so that either condition will cause an interrupt in the MCF51JM128EVLK ?</title>
      <link>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Can-both-RIE-and-ILIE-be-set-so-that-either-condition-will-cause/m-p/628778#M13081</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;There's nothing in the Reference Manual to say that won't work. Just make sure you carefully follow the instructions on how to clear the status bits in "Table 12-5. SCIxS1 Field Descriptions".&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;gt; My source is in assembly.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;What difference does that make?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Tom&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 04 Nov 2016 06:37:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/ColdFire-68K-Microcontrollers/Can-both-RIE-and-ILIE-be-set-so-that-either-condition-will-cause/m-p/628778#M13081</guid>
      <dc:creator>TomE</dc:creator>
      <dc:date>2016-11-04T06:37:57Z</dc:date>
    </item>
  </channel>
</rss>

