<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Powertrain and Electrification Analog DriversのトピックRe: GD3160-FAILSAFE</title>
    <link>https://community.nxp.com/t5/Powertrain-and-Electrification/GD3160-FAILSAFE/m-p/2000604#M623</link>
    <description>&lt;P&gt;&lt;SPAN&gt;HI &lt;/SPAN&gt;&lt;SPAN&gt;irbaz7&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Thanks for your interest in NXP products.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;So what's your questions for the GD3160 here?&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;BR&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Mon, 25 Nov 2024 01:37:33 GMT</pubDate>
    <dc:creator>guoweisun</dc:creator>
    <dc:date>2024-11-25T01:37:33Z</dc:date>
    <item>
      <title>GD3160-FAILSAFE</title>
      <link>https://community.nxp.com/t5/Powertrain-and-Electrification/GD3160-FAILSAFE/m-p/2000154#M622</link>
      <description>&lt;P&gt;In half bridge configuration , there are 6 GD3160 corresponding to 6 SiC. Through a externally connected BJT to 5V, FSENB pin of each of the 6 GD3160 is pulled to High(the FSENB pin of each of the gate driver are individually connected to 5V) and FSSTATE pin is pulled low (for all 6 GD3160).&lt;/P&gt;&lt;P&gt;If due to a permanent failure, a BJT stops conducting which is connected to the FSENB pin of a gate driver i and it result in FSENB pin low of the corresponding gate driver therefore its Gate (GH) is pulled low but the other 5 gate driver are functioning normally.&lt;/P&gt;</description>
      <pubDate>Fri, 22 Nov 2024 14:05:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Powertrain-and-Electrification/GD3160-FAILSAFE/m-p/2000154#M622</guid>
      <dc:creator>irbaz7</dc:creator>
      <dc:date>2024-11-22T14:05:32Z</dc:date>
    </item>
    <item>
      <title>Re: GD3160-FAILSAFE</title>
      <link>https://community.nxp.com/t5/Powertrain-and-Electrification/GD3160-FAILSAFE/m-p/2000604#M623</link>
      <description>&lt;P&gt;&lt;SPAN&gt;HI &lt;/SPAN&gt;&lt;SPAN&gt;irbaz7&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Thanks for your interest in NXP products.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;So what's your questions for the GD3160 here?&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;BR&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 25 Nov 2024 01:37:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Powertrain-and-Electrification/GD3160-FAILSAFE/m-p/2000604#M623</guid>
      <dc:creator>guoweisun</dc:creator>
      <dc:date>2024-11-25T01:37:33Z</dc:date>
    </item>
  </channel>
</rss>

