<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32MのトピックRe: S32M276XX LVR(low voltage reset) function test</title>
    <link>https://community.nxp.com/t5/S32M/S32M276XX-LVR-low-voltage-reset-function-test/m-p/2406281#M240</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/256881"&gt;@Ted_Qiao&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;LVR is enabled by default, and generates a POR.&amp;nbsp;After a chip POR event, you can determine which power domain caused it by reading the &lt;STRONG&gt;PORF&lt;/STRONG&gt; and &lt;STRONG&gt;LVRx&lt;/STRONG&gt; flags in Low Voltage&lt;BR /&gt;Status And Control (LVSC) register.&lt;/P&gt;
&lt;P&gt;You can externally limit the IC's voltage supply to try and generate a LVD event, or LVR POR, and check the&amp;nbsp;LVRAF flag.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Julián&lt;/P&gt;</description>
    <pubDate>Tue, 18 Aug 2026 16:50:33 GMT</pubDate>
    <dc:creator>Julián_AragónM</dc:creator>
    <dc:date>2026-08-18T16:50:33Z</dc:date>
    <item>
      <title>S32M276XX LVR(low voltage reset) function test</title>
      <link>https://community.nxp.com/t5/S32M/S32M276XX-LVR-low-voltage-reset-function-test/m-p/2406203#M238</link>
      <description>&lt;P&gt;Hi NXP technician,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I want to make a hardware test about the LVR(Low voltage reset) function on VDD_HV_A pin of S32M276 IC. The S32M276 is SoC IC, all power are generated internally, So How could I verify this function on PCBA level? Kindly ask you for any suggestion.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Ted_Qiao_0-1787054923749.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/394853i774215AA543F9C71/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Ted_Qiao_0-1787054923749.png" alt="Ted_Qiao_0-1787054923749.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Ted_Qiao_0-1787054923749.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 18 Aug 2026 12:11:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32M/S32M276XX-LVR-low-voltage-reset-function-test/m-p/2406203#M238</guid>
      <dc:creator>Ted_Qiao</dc:creator>
      <dc:date>2026-08-18T12:11:38Z</dc:date>
    </item>
    <item>
      <title>Re: S32M276XX LVR(low voltage reset) function test</title>
      <link>https://community.nxp.com/t5/S32M/S32M276XX-LVR-low-voltage-reset-function-test/m-p/2406281#M240</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/256881"&gt;@Ted_Qiao&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;LVR is enabled by default, and generates a POR.&amp;nbsp;After a chip POR event, you can determine which power domain caused it by reading the &lt;STRONG&gt;PORF&lt;/STRONG&gt; and &lt;STRONG&gt;LVRx&lt;/STRONG&gt; flags in Low Voltage&lt;BR /&gt;Status And Control (LVSC) register.&lt;/P&gt;
&lt;P&gt;You can externally limit the IC's voltage supply to try and generate a LVD event, or LVR POR, and check the&amp;nbsp;LVRAF flag.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Julián&lt;/P&gt;</description>
      <pubDate>Tue, 18 Aug 2026 16:50:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32M/S32M276XX-LVR-low-voltage-reset-function-test/m-p/2406281#M240</guid>
      <dc:creator>Julián_AragónM</dc:creator>
      <dc:date>2026-08-18T16:50:33Z</dc:date>
    </item>
  </channel>
</rss>

