<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32K中的主题 select clock for modules with PCC?</title>
    <link>https://community.nxp.com/t5/S32K/select-clock-for-modules-with-PCC/m-p/1186973#M8926</link>
    <description>&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I wanna to use LPSPI. assume there is a SOSC and Core CLK is 80MHz. bus clock is 40MHz. FIRC is 48MHz.&lt;/P&gt;&lt;P&gt;Can I use FIRC as input clock for LPSPI module ? (it is bigger than BUS CLK)&lt;/P&gt;&lt;P&gt;in page 566 for LPSPI, RM says : "Maximum frequency governed by BUS_CLK"&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;</description>
    <pubDate>Sat, 21 Nov 2020 13:11:43 GMT</pubDate>
    <dc:creator>JeorgeB</dc:creator>
    <dc:date>2020-11-21T13:11:43Z</dc:date>
    <item>
      <title>select clock for modules with PCC?</title>
      <link>https://community.nxp.com/t5/S32K/select-clock-for-modules-with-PCC/m-p/1186973#M8926</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I wanna to use LPSPI. assume there is a SOSC and Core CLK is 80MHz. bus clock is 40MHz. FIRC is 48MHz.&lt;/P&gt;&lt;P&gt;Can I use FIRC as input clock for LPSPI module ? (it is bigger than BUS CLK)&lt;/P&gt;&lt;P&gt;in page 566 for LPSPI, RM says : "Maximum frequency governed by BUS_CLK"&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;</description>
      <pubDate>Sat, 21 Nov 2020 13:11:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/select-clock-for-modules-with-PCC/m-p/1186973#M8926</guid>
      <dc:creator>JeorgeB</dc:creator>
      <dc:date>2020-11-21T13:11:43Z</dc:date>
    </item>
    <item>
      <title>Re: select clock for modules with PCC?</title>
      <link>https://community.nxp.com/t5/S32K/select-clock-for-modules-with-PCC/m-p/1187071#M8934</link>
      <description>&lt;P&gt;Hi&amp;nbsp;JeorgeB,&lt;/P&gt;
&lt;P&gt;You can not use FIRC(48MHz) as input clock for LPSPI module as it is bigger than BUS_CLK(40MHz).&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Maximum frequency governed by BUS_CLK.png" style="width: 925px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/130713i6F13334A13A0C0AE/image-size/large?v=v2&amp;amp;px=999" role="button" title="Maximum frequency governed by BUS_CLK.png" alt="Maximum frequency governed by BUS_CLK.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Table 27-9. Peripheral module clocking.png" style="width: 934px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/130714i69385C62464420DA/image-size/large?v=v2&amp;amp;px=999" role="button" title="Table 27-9. Peripheral module clocking.png" alt="Table 27-9. Peripheral module clocking.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;BR /&gt;Robin&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Mon, 23 Nov 2020 02:07:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/select-clock-for-modules-with-PCC/m-p/1187071#M8934</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2020-11-23T02:07:15Z</dc:date>
    </item>
    <item>
      <title>Re: select clock for modules with PCC?</title>
      <link>https://community.nxp.com/t5/S32K/select-clock-for-modules-with-PCC/m-p/1187145#M8942</link>
      <description>Hi Robin, A. what is BUS_CLK role in here? is it only for communication between Master and the module? B. If we gated off this clock [CGC], the module will be switched off (do not consume power)? or we should disable [PCS] clock? C. Assume we, use prescaler and SCK divider with register appropriate setting, and LPSPI SCK clock is 8MHz, is there same limitation by using FIRC-48MHZ? Thanks.</description>
      <pubDate>Mon, 23 Nov 2020 04:53:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/select-clock-for-modules-with-PCC/m-p/1187145#M8942</guid>
      <dc:creator>JeorgeB</dc:creator>
      <dc:date>2020-11-23T04:53:32Z</dc:date>
    </item>
    <item>
      <title>Re: select clock for modules with PCC?</title>
      <link>https://community.nxp.com/t5/S32K/select-clock-for-modules-with-PCC/m-p/1188740#M8996</link>
      <description>&lt;P&gt;A&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Figure 51-1. Block Diagram.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/130942i064C303D7E45311F/image-size/large?v=v2&amp;amp;px=999" role="button" title="Figure 51-1. Block Diagram.png" alt="Figure 51-1. Block Diagram.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;B&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Figure 10. LPSPI Example Block Diagram.png" style="width: 795px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/130944iA6251F8301D5F3BD/image-size/large?v=v2&amp;amp;px=999" role="button" title="Figure 10. LPSPI Example Block Diagram.png" alt="Figure 10. LPSPI Example Block Diagram.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="CGC low power.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/130943iE752667E37799C16/image-size/large?v=v2&amp;amp;px=999" role="button" title="CGC low power.png" alt="CGC low power.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;C. The&amp;nbsp;limitation is for Functional clock, not the clock after divider. Same limitation by using FIRC-48MHz (&amp;gt;40MHz BUS_CLK)&lt;/P&gt;</description>
      <pubDate>Wed, 25 Nov 2020 08:15:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/select-clock-for-modules-with-PCC/m-p/1188740#M8996</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2020-11-25T08:15:31Z</dc:date>
    </item>
  </channel>
</rss>

