<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: S32K116LA vs S32K116LF differ after reset? in S32K</title>
    <link>https://community.nxp.com/t5/S32K/S32K116LA-vs-S32K116LF-differ-after-reset/m-p/1079964#M7633</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Juergen,&lt;/P&gt;&lt;P&gt;Is there any HW difference in the PCBs?&lt;BR /&gt;Could you scope the reset_b pin (PTA5)?&lt;/P&gt;&lt;P&gt;Is it possible that the MCU is held in reset externally?&lt;BR /&gt;For example, by charging a capacitor on the reset_b pin.&lt;BR /&gt;Can you read the MDM-AP Status Flash memory ready bit as well while reading the system reset bit?&lt;/P&gt;&lt;P&gt;Thank you,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR, Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 12 Jun 2020 11:15:11 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2020-06-12T11:15:11Z</dc:date>
    <item>
      <title>S32K116LA vs S32K116LF differ after reset?</title>
      <link>https://community.nxp.com/t5/S32K/S32K116LA-vs-S32K116LF-differ-after-reset/m-p/1079963#M7632</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I'm observing a strange behaviour of S32K116LA vs S32K116LF. After reset chips are commanded to enter the debug mode. In a loop the status register is polled to check if reset has finished. Between the poll the program waits for 1 ms. The problem is that with the S32K116LA the reset finishes after a couple (1..5) polls. But with the S32K116LF sometimes it finishes and sometimes even 150 polls do not see the flag.&lt;BR /&gt;Does anyone have an idea what the reason could be for this behaviour?&lt;BR /&gt;Do the chips have different setup procedures?&lt;/P&gt;&lt;P&gt;Here is a snippet of the code to give you an impression:&lt;/P&gt;&lt;PRE&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; uint16 retryCounter = 25 ;
&amp;nbsp;&amp;nbsp; &amp;nbsp;uint32 status;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;// S32K116: EnterDebugMode
&amp;nbsp;&amp;nbsp; &amp;nbsp;do
&amp;nbsp;&amp;nbsp; &amp;nbsp;{
&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;WaitFor_ms ( 1 ) ;
&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;status = ReadMDM ( MDM_Bank::STAT_CTRL , MDM_Register::Status ) ;
&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;if ( (status &amp;amp; MDM_AP_StatusRegister_SystemReset) != 0 )
&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;break;
&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;retryCounter --;
&amp;nbsp;&amp;nbsp; &amp;nbsp;}
&amp;nbsp;&amp;nbsp; &amp;nbsp;while ( retryCounter &amp;gt; 0 ) ;&lt;/P&gt;&lt;/PRE&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Jun 2020 08:15:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K116LA-vs-S32K116LF-differ-after-reset/m-p/1079963#M7632</guid>
      <dc:creator>jernst</dc:creator>
      <dc:date>2020-06-10T08:15:55Z</dc:date>
    </item>
    <item>
      <title>Re: S32K116LA vs S32K116LF differ after reset?</title>
      <link>https://community.nxp.com/t5/S32K/S32K116LA-vs-S32K116LF-differ-after-reset/m-p/1079964#M7633</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Juergen,&lt;/P&gt;&lt;P&gt;Is there any HW difference in the PCBs?&lt;BR /&gt;Could you scope the reset_b pin (PTA5)?&lt;/P&gt;&lt;P&gt;Is it possible that the MCU is held in reset externally?&lt;BR /&gt;For example, by charging a capacitor on the reset_b pin.&lt;BR /&gt;Can you read the MDM-AP Status Flash memory ready bit as well while reading the system reset bit?&lt;/P&gt;&lt;P&gt;Thank you,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR, Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 12 Jun 2020 11:15:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K116LA-vs-S32K116LF-differ-after-reset/m-p/1079964#M7633</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2020-06-12T11:15:11Z</dc:date>
    </item>
    <item>
      <title>Re: S32K116LA vs S32K116LF differ after reset?</title>
      <link>https://community.nxp.com/t5/S32K/S32K116LA-vs-S32K116LF-differ-after-reset/m-p/1079965#M7634</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;- Is there any HW difference in the PCBs?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Customer did not know of any change in the PCBs.&lt;/P&gt;&lt;P&gt;- Could you scope the reset_b pin (PTA5)?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;reset_b pin is okay.&lt;/P&gt;&lt;P&gt;- Is it possible that the MCU is held in reset externally?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; There is only this MCU.&lt;/P&gt;&lt;P&gt;- For example, by charging a capacitor on the reset_b pin.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; There is an RC combination for this pin. pullup R=4k7 and C=1nF.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; C should be pretty fast charged up. Is later pulled low by programmer.&lt;/P&gt;&lt;P&gt;- Can you read the MDM-AP Status Flash memory ready bit as well while reading the system reset bit?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; This flag is read later to check if Flash is okay. But in that loop? Maybe I did once. If I remember correctly there was no change, meaning reset came first and flash flag is ready much later.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Meanwhile I did some more tests.&lt;/P&gt;&lt;P&gt;I think there is no difference between these MCU variants because now I can reproduce the behaviour with them both.&lt;/P&gt;&lt;P&gt;Now it depending on whether the Flash was erased before or not.&lt;/P&gt;&lt;P&gt;If erased then the loop waiting for reset flag is always stuck.&lt;/P&gt;&lt;P&gt;But if programmed before then there was this random behaviour with 25% stuck but 75% okay.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 12 Jun 2020 11:41:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K116LA-vs-S32K116LF-differ-after-reset/m-p/1079965#M7634</guid>
      <dc:creator>jernst</dc:creator>
      <dc:date>2020-06-12T11:41:29Z</dc:date>
    </item>
    <item>
      <title>Re: S32K116LA vs S32K116LF differ after reset?</title>
      <link>https://community.nxp.com/t5/S32K/S32K116LA-vs-S32K116LF-differ-after-reset/m-p/1079966#M7635</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;When the flash is blank, the MCU&amp;nbsp;is periodically resetting itself due to core lock-ups.&amp;nbsp;&lt;/P&gt;&lt;P&gt;The MCU&amp;nbsp;is out of reset only for a few micro seconds before it is reset again.&lt;/P&gt;&lt;P&gt;You should see that&amp;nbsp;on the reset_b pin.&lt;/P&gt;&lt;P&gt;Based on that, I think it is normal that you read MDM-AP_Status[3] == 0.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR, Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 12 Jun 2020 12:06:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K116LA-vs-S32K116LF-differ-after-reset/m-p/1079966#M7635</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2020-06-12T12:06:05Z</dc:date>
    </item>
  </channel>
</rss>

