<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: S32K144 Timer Issue</title>
    <link>https://community.nxp.com/t5/S32K/S32K144-Timer-Issue/m-p/672524#M741</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;The system oscillator clock SOSC (8MHz) can be divided by 64 (SCG_SOSCDIV[SOSCDIV1]).&lt;/P&gt;&lt;P&gt;The FTM module may use the SOSCDIV1 as an external clock (FTMn_SC[CLKS]) which must be, however, selected in PCC module (PCC_FLEXTMRn[PCS]), see Table 25-9. The FTM module has a prescaler with division factor up to 128 (FTMn_SC[PS]). And the counter is 16-bit wide. That means the delay can be up to 67s.&lt;/P&gt;&lt;P&gt;Please check if all the registers are set correctly.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 05 Jun 2017 21:47:38 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2017-06-05T21:47:38Z</dc:date>
    <item>
      <title>S32K144 Timer Issue</title>
      <link>https://community.nxp.com/t5/S32K/S32K144-Timer-Issue/m-p/672523#M740</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I am working on S32K144 Timer. In output compare mode, I am able to generate maximum 100 msec delay. I am using SOSC Frequency (8MHz), Max divider (128). Even with the highest MOD value, &lt;SPAN&gt;I am not able to generate more than &amp;nbsp;100 msec delay. Can I generate beyond 100msec if yes then please help?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thanks and Regard,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Ravi Ranjan&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 03 Jun 2017 07:04:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K144-Timer-Issue/m-p/672523#M740</guid>
      <dc:creator>raviranjankumar</dc:creator>
      <dc:date>2017-06-03T07:04:39Z</dc:date>
    </item>
    <item>
      <title>Re: S32K144 Timer Issue</title>
      <link>https://community.nxp.com/t5/S32K/S32K144-Timer-Issue/m-p/672524#M741</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;The system oscillator clock SOSC (8MHz) can be divided by 64 (SCG_SOSCDIV[SOSCDIV1]).&lt;/P&gt;&lt;P&gt;The FTM module may use the SOSCDIV1 as an external clock (FTMn_SC[CLKS]) which must be, however, selected in PCC module (PCC_FLEXTMRn[PCS]), see Table 25-9. The FTM module has a prescaler with division factor up to 128 (FTMn_SC[PS]). And the counter is 16-bit wide. That means the delay can be up to 67s.&lt;/P&gt;&lt;P&gt;Please check if all the registers are set correctly.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 05 Jun 2017 21:47:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K144-Timer-Issue/m-p/672524#M741</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2017-06-05T21:47:38Z</dc:date>
    </item>
  </channel>
</rss>

