<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32Kのトピックs32k148 - NVIC ISR priority bits</title>
    <link>https://community.nxp.com/t5/S32K/s32k148-NVIC-ISR-priority-bits/m-p/1069445#M7330</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;How many bits out of 8 are used in s32k148 for ISR priority configuration?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Jakub&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 21 Jul 2020 10:10:38 GMT</pubDate>
    <dc:creator>jakub_mielczare</dc:creator>
    <dc:date>2020-07-21T10:10:38Z</dc:date>
    <item>
      <title>s32k148 - NVIC ISR priority bits</title>
      <link>https://community.nxp.com/t5/S32K/s32k148-NVIC-ISR-priority-bits/m-p/1069445#M7330</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;How many bits out of 8 are used in s32k148 for ISR priority configuration?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Jakub&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 21 Jul 2020 10:10:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/s32k148-NVIC-ISR-priority-bits/m-p/1069445#M7330</guid>
      <dc:creator>jakub_mielczare</dc:creator>
      <dc:date>2020-07-21T10:10:38Z</dc:date>
    </item>
    <item>
      <title>Re: s32k148 - NVIC ISR priority bits</title>
      <link>https://community.nxp.com/t5/S32K/s32k148-NVIC-ISR-priority-bits/m-p/1069446#M7331</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Jakub,&lt;/P&gt;&lt;P&gt;Please see below (S32K1xx RM rev.12.1).&lt;/P&gt;&lt;P&gt;Only the 4 MSB on S32K14x (CM4) and 2 MSB on S32K11x (CM0+).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/116432i387073C07D7C53E3/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_2.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/116460i7335AFF32A15AC06/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 21 Jul 2020 12:59:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/s32k148-NVIC-ISR-priority-bits/m-p/1069446#M7331</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2020-07-21T12:59:48Z</dc:date>
    </item>
  </channel>
</rss>

