<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックZ248 EVB</title>
    <link>https://community.nxp.com/t5/S32K/Z248-EVB/m-p/2407223#M60600</link>
    <description>&lt;P&gt;Board: Z248 A0 EVB, blank MRAM (first-time flashing)&lt;BR /&gt;Probe: S32 Debug Probe — OS 1.1.0 / Boot Loader 1.0.1 (confirmed latest)&lt;BR /&gt;Tools: S32DS 3.6.6 + S32K5 Development Package 3.6.6 EAR + Debugger Core 3.6.10&lt;/P&gt;&lt;P&gt;SWD chain IS detected:&lt;BR /&gt;device[0]: core_type=S32K5(376)&lt;BR /&gt;device[1]: core_type=DAPv5(232)&lt;/P&gt;&lt;P&gt;But ccs_config_chain fails (ccs_error=39):&lt;BR /&gt;"S32K5: Initialization sequence is not found" (subcore error 73)&lt;BR /&gt;"S32K5: Bus error" (subcore error 76)&lt;/P&gt;&lt;P&gt;Verified OK: VTREF=3.3V, SRST_B=3.3V, J6/J9 in Debug Mode (Pin 3-4),&lt;BR /&gt;12V then 48V power sequence&lt;BR /&gt;Tried: LS and Non-LS M7 cores, JTAG 10MHz~2MHz, reset delay 0/500ms,&lt;BR /&gt;init scripts s32k5xx_attach.py / attach_first_instruction.py /&lt;BR /&gt;generic_bareboard.py / generic_bareboard_all_cores.py&lt;/P&gt;&lt;P&gt;Question:&lt;BR /&gt;Is initial boot-chain programming (HSE / IVT / DCD / Boot Manager / MICROSAR)&lt;BR /&gt;of a BLANK Z248 A0 supported via S32 Debug Probe + S32DS?&lt;BR /&gt;UM12524 section 4.7.1 documents the full flashing panel only for Lauterbach&lt;BR /&gt;TRACE32, while 4.7.2 assumes an already-built elf on a booting board.&lt;BR /&gt;If TRACE32 is mandatory for the first flashing, please confirm.&lt;/P&gt;</description>
    <pubDate>Fri, 21 Aug 2026 07:04:12 GMT</pubDate>
    <dc:creator>hjlim1</dc:creator>
    <dc:date>2026-08-21T07:04:12Z</dc:date>
    <item>
      <title>Z248 EVB</title>
      <link>https://community.nxp.com/t5/S32K/Z248-EVB/m-p/2407223#M60600</link>
      <description>&lt;P&gt;Board: Z248 A0 EVB, blank MRAM (first-time flashing)&lt;BR /&gt;Probe: S32 Debug Probe — OS 1.1.0 / Boot Loader 1.0.1 (confirmed latest)&lt;BR /&gt;Tools: S32DS 3.6.6 + S32K5 Development Package 3.6.6 EAR + Debugger Core 3.6.10&lt;/P&gt;&lt;P&gt;SWD chain IS detected:&lt;BR /&gt;device[0]: core_type=S32K5(376)&lt;BR /&gt;device[1]: core_type=DAPv5(232)&lt;/P&gt;&lt;P&gt;But ccs_config_chain fails (ccs_error=39):&lt;BR /&gt;"S32K5: Initialization sequence is not found" (subcore error 73)&lt;BR /&gt;"S32K5: Bus error" (subcore error 76)&lt;/P&gt;&lt;P&gt;Verified OK: VTREF=3.3V, SRST_B=3.3V, J6/J9 in Debug Mode (Pin 3-4),&lt;BR /&gt;12V then 48V power sequence&lt;BR /&gt;Tried: LS and Non-LS M7 cores, JTAG 10MHz~2MHz, reset delay 0/500ms,&lt;BR /&gt;init scripts s32k5xx_attach.py / attach_first_instruction.py /&lt;BR /&gt;generic_bareboard.py / generic_bareboard_all_cores.py&lt;/P&gt;&lt;P&gt;Question:&lt;BR /&gt;Is initial boot-chain programming (HSE / IVT / DCD / Boot Manager / MICROSAR)&lt;BR /&gt;of a BLANK Z248 A0 supported via S32 Debug Probe + S32DS?&lt;BR /&gt;UM12524 section 4.7.1 documents the full flashing panel only for Lauterbach&lt;BR /&gt;TRACE32, while 4.7.2 assumes an already-built elf on a booting board.&lt;BR /&gt;If TRACE32 is mandatory for the first flashing, please confirm.&lt;/P&gt;</description>
      <pubDate>Fri, 21 Aug 2026 07:04:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Z248-EVB/m-p/2407223#M60600</guid>
      <dc:creator>hjlim1</dc:creator>
      <dc:date>2026-08-21T07:04:12Z</dc:date>
    </item>
  </channel>
</rss>

