<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32K中的主题 An issue regarding slave bit errors in LPI2C</title>
    <link>https://community.nxp.com/t5/S32K/An-issue-regarding-slave-bit-errors-in-LPI2C/m-p/2385614#M59478</link>
    <description>&lt;P&gt;I am using S32K146, and the manual states that a bit error will be triggered when the slave sends 1 but the bus is 0. However, in actual testing, a bit error will also be triggered when the slave sends 0 but the bus is 1. I want to know if this phenomenon is correct?&lt;/P&gt;</description>
    <pubDate>Wed, 24 Jun 2026 08:37:14 GMT</pubDate>
    <dc:creator>GXY</dc:creator>
    <dc:date>2026-06-24T08:37:14Z</dc:date>
    <item>
      <title>An issue regarding slave bit errors in LPI2C</title>
      <link>https://community.nxp.com/t5/S32K/An-issue-regarding-slave-bit-errors-in-LPI2C/m-p/2385614#M59478</link>
      <description>&lt;P&gt;I am using S32K146, and the manual states that a bit error will be triggered when the slave sends 1 but the bus is 0. However, in actual testing, a bit error will also be triggered when the slave sends 0 but the bus is 1. I want to know if this phenomenon is correct?&lt;/P&gt;</description>
      <pubDate>Wed, 24 Jun 2026 08:37:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/An-issue-regarding-slave-bit-errors-in-LPI2C/m-p/2385614#M59478</guid>
      <dc:creator>GXY</dc:creator>
      <dc:date>2026-06-24T08:37:14Z</dc:date>
    </item>
    <item>
      <title>Re: An issue regarding slave bit errors in LPI2C</title>
      <link>https://community.nxp.com/t5/S32K/An-issue-regarding-slave-bit-errors-in-LPI2C/m-p/2386010#M59490</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/254513"&gt;@GXY&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Yes, this is correct. Bit error flag is triggered once&amp;nbsp;slave is driving SDA, but samples different&lt;BR /&gt;value than what is expected, not necessarily only when it sends 1 and reads 0.&lt;/P&gt;
&lt;P&gt;My guess is that the register description is simply stating an example for when the bit error flag is set.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Julin_AragnM_0-1782338806510.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/390055iEDAFCCE736A5E421/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Julin_AragnM_0-1782338806510.png" alt="Julin_AragnM_0-1782338806510.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Julin_AragnM_1-1782338836158.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/390056iB6C9D2259AD264D6/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Julin_AragnM_1-1782338836158.png" alt="Julin_AragnM_1-1782338836158.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Julián&lt;/P&gt;</description>
      <pubDate>Wed, 24 Jun 2026 22:07:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/An-issue-regarding-slave-bit-errors-in-LPI2C/m-p/2386010#M59490</guid>
      <dc:creator>Julián_AragónM</dc:creator>
      <dc:date>2026-06-24T22:07:36Z</dc:date>
    </item>
  </channel>
</rss>

