<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic S32K148 pins: default behavior in S32K</title>
    <link>https://community.nxp.com/t5/S32K/S32K148-pins-default-behavior/m-p/2266257#M55593</link>
    <description>&lt;P&gt;Pins on the S32K1xx have default behavior; the pin mux tool on the S32DS IDE shows the default behavior in italics.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;My question is, if I want to use a pin in the default behavior, must it still be selected in the pin mux tool for that role?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Put another way, what I am asking is: what is the difference between configuring a pin for the default behavior in the pin mux tool and not configuring it at all?&lt;/P&gt;</description>
    <pubDate>Thu, 18 Dec 2025 15:50:34 GMT</pubDate>
    <dc:creator>durga_choudhury</dc:creator>
    <dc:date>2025-12-18T15:50:34Z</dc:date>
    <item>
      <title>S32K148 pins: default behavior</title>
      <link>https://community.nxp.com/t5/S32K/S32K148-pins-default-behavior/m-p/2266257#M55593</link>
      <description>&lt;P&gt;Pins on the S32K1xx have default behavior; the pin mux tool on the S32DS IDE shows the default behavior in italics.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;My question is, if I want to use a pin in the default behavior, must it still be selected in the pin mux tool for that role?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Put another way, what I am asking is: what is the difference between configuring a pin for the default behavior in the pin mux tool and not configuring it at all?&lt;/P&gt;</description>
      <pubDate>Thu, 18 Dec 2025 15:50:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K148-pins-default-behavior/m-p/2266257#M55593</guid>
      <dc:creator>durga_choudhury</dc:creator>
      <dc:date>2025-12-18T15:50:34Z</dc:date>
    </item>
    <item>
      <title>Re: S32K148 pins: default behavior</title>
      <link>https://community.nxp.com/t5/S32K/S32K148-pins-default-behavior/m-p/2266619#M55614</link>
      <description>&lt;P&gt;Hi&lt;/P&gt;
&lt;P&gt;If you open the ADC example in the S32K1 SDK or RTD, you'll find that the &lt;STRONG&gt;Pins Tool&lt;/STRONG&gt; isn't enabled at all.&amp;nbsp;&lt;SPAN&gt;Even if you select the ADC function for that pin in the&lt;/SPAN&gt;&lt;STRONG style="font-family: inherit;"&gt; Pins Tool&lt;/STRONG&gt;&lt;SPAN&gt;, it's still generate the default value `.mux=&lt;/SPAN&gt;&lt;STRONG style="font-family: inherit;"&gt;PORT_MUX_ALT0&lt;/STRONG&gt;&lt;SPAN&gt;`.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;However, if you want to enable the features described in section &lt;STRONG&gt;&lt;EM&gt;43.4 ADC Hardware Interleaved Channels&lt;/EM&gt; &lt;/STRONG&gt;of S32K1 RM Rev14.1, for example:&amp;nbsp;&lt;STRONG&gt;ADC0_SE4&lt;/STRONG&gt; and &lt;STRONG&gt;ADC1_SE14&lt;/STRONG&gt; channels are interleaved on PTB0 pin&lt;/P&gt;
&lt;P&gt;Then it's recommended to select &lt;STRONG&gt;ADC0_SE4&lt;/STRONG&gt; and &lt;STRONG&gt;ADC1_SE14&lt;/STRONG&gt; for PTB0 pin in the &lt;STRONG&gt;Pins Tool&lt;/STRONG&gt;, The &lt;STRONG&gt;Pins Tool&lt;/STRONG&gt; will then generate `.mux=&lt;STRONG&gt;PORT_MUX_ADC_INTERLEAVE&lt;/STRONG&gt;`&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="ADC Hardware Interleave mux PORT_MUX_ADC_INTERLEAVE Pins Tool.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/370730i9779E19F6330EE68/image-size/large?v=v2&amp;amp;px=999" role="button" title="ADC Hardware Interleave mux PORT_MUX_ADC_INTERLEAVE Pins Tool.png" alt="ADC Hardware Interleave mux PORT_MUX_ADC_INTERLEAVE Pins Tool.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Calling &lt;STRONG&gt;Port_Ci_Port_Ip_Init()&amp;nbsp;&lt;/STRONG&gt;will enable the corresponding &lt;STRONG&gt;SIM_CHIPCTL&lt;/STRONG&gt;[&lt;STRONG&gt;ADC_INTERLEAVE_EN&lt;/STRONG&gt;] bit, which enables &lt;STRONG&gt;&lt;EM&gt;ADC hardware interleaving&lt;/EM&gt;&lt;/STRONG&gt;.&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Port_Ci_Port_Ip_Init -&amp;gt;&amp;nbsp;Port_Ci_Port_Ip_PinInit -&amp;gt; Port_Ci_Port_Ip_ConfigureInterleave&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Robin&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "ACCEPT AS SOLUTION" button. Thank you!&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Fri, 19 Dec 2025 08:02:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K148-pins-default-behavior/m-p/2266619#M55614</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2025-12-19T08:02:39Z</dc:date>
    </item>
    <item>
      <title>Re: S32K148 pins: default behavior</title>
      <link>https://community.nxp.com/t5/S32K/S32K148-pins-default-behavior/m-p/2267004#M55624</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/57959"&gt;@Robin_Shen&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you very much for the clarification.&lt;/P&gt;</description>
      <pubDate>Fri, 19 Dec 2025 15:53:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K148-pins-default-behavior/m-p/2267004#M55624</guid>
      <dc:creator>durga_choudhury</dc:creator>
      <dc:date>2025-12-19T15:53:38Z</dc:date>
    </item>
  </channel>
</rss>

