<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックNxp S32k312 SRAM Multibit Error interrupt Handler Understanding</title>
    <link>https://community.nxp.com/t5/S32K/Nxp-S32k312-SRAM-Multibit-Error-interrupt-Handler-Understanding/m-p/2196639#M54036</link>
    <description>&lt;P&gt;&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/160001"&gt;@danielmartynek&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I'm using the ERM (Error Reporting Module) for error notification. I’m able to trigger the ISR for single-bit errors, but the ISR is not being called for multi-bit errors.&lt;/P&gt;&lt;P&gt;Non-correctable error events means multi-bit errors, correct?&lt;/P&gt;&lt;P&gt;I can see that the &lt;STRONG&gt;non-correctable error event bit&lt;/STRONG&gt; is set in the &lt;STRONG&gt;SR0 register&lt;/STRONG&gt;, but the interrupt handler is still not triggered.&lt;/P&gt;&lt;P&gt;Could you please help me understand how to configure or trigger the interrupt handler for &lt;STRONG&gt;SRAM multi-bit errors&lt;/STRONG&gt;?&lt;/P&gt;</description>
    <pubDate>Fri, 31 Oct 2025 12:24:37 GMT</pubDate>
    <dc:creator>Anitha7</dc:creator>
    <dc:date>2025-10-31T12:24:37Z</dc:date>
    <item>
      <title>Nxp S32k312 SRAM Multibit Error interrupt Handler Understanding</title>
      <link>https://community.nxp.com/t5/S32K/Nxp-S32k312-SRAM-Multibit-Error-interrupt-Handler-Understanding/m-p/2196639#M54036</link>
      <description>&lt;P&gt;&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/160001"&gt;@danielmartynek&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I'm using the ERM (Error Reporting Module) for error notification. I’m able to trigger the ISR for single-bit errors, but the ISR is not being called for multi-bit errors.&lt;/P&gt;&lt;P&gt;Non-correctable error events means multi-bit errors, correct?&lt;/P&gt;&lt;P&gt;I can see that the &lt;STRONG&gt;non-correctable error event bit&lt;/STRONG&gt; is set in the &lt;STRONG&gt;SR0 register&lt;/STRONG&gt;, but the interrupt handler is still not triggered.&lt;/P&gt;&lt;P&gt;Could you please help me understand how to configure or trigger the interrupt handler for &lt;STRONG&gt;SRAM multi-bit errors&lt;/STRONG&gt;?&lt;/P&gt;</description>
      <pubDate>Fri, 31 Oct 2025 12:24:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Nxp-S32k312-SRAM-Multibit-Error-interrupt-Handler-Understanding/m-p/2196639#M54036</guid>
      <dc:creator>Anitha7</dc:creator>
      <dc:date>2025-10-31T12:24:37Z</dc:date>
    </item>
    <item>
      <title>Re: Nxp S32k312 SRAM Multibit Error interrupt Handler Understanding</title>
      <link>https://community.nxp.com/t5/S32K/Nxp-S32k312-SRAM-Multibit-Error-interrupt-Handler-Understanding/m-p/2197310#M54060</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/228025"&gt;@Anitha7&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;This is already under a discussion here:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/S32K/NXP-s32k312-SRAM-MultibitError/m-p/2196733#M54041" target="_blank"&gt;https://community.nxp.com/t5/S32K/NXP-s32k312-SRAM-MultibitError/m-p/2196733#M54041&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR, Daniel&lt;/P&gt;</description>
      <pubDate>Mon, 03 Nov 2025 07:42:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Nxp-S32k312-SRAM-Multibit-Error-interrupt-Handler-Understanding/m-p/2197310#M54060</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2025-11-03T07:42:41Z</dc:date>
    </item>
  </channel>
</rss>

