<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32Kのトピックissue with S32K396BMS-EVB</title>
    <link>https://community.nxp.com/t5/S32K/issue-with-S32K396BMS-EVB/m-p/2116703#M49904</link>
    <description>&lt;P&gt;Dear sir,&lt;/P&gt;&lt;P&gt;currently I'm Working On S32K396BMS-EVB board i have to work on ADC but I don't get proper pin configurations related to this board how i can do please help me on this issue . I'm referring S32K396BGA board for ADC but there is diff pin numbers so I'm confused here .&lt;/P&gt;</description>
    <pubDate>Mon, 16 Jun 2025 07:19:10 GMT</pubDate>
    <dc:creator>prabhu21</dc:creator>
    <dc:date>2025-06-16T07:19:10Z</dc:date>
    <item>
      <title>issue with S32K396BMS-EVB</title>
      <link>https://community.nxp.com/t5/S32K/issue-with-S32K396BMS-EVB/m-p/2116703#M49904</link>
      <description>&lt;P&gt;Dear sir,&lt;/P&gt;&lt;P&gt;currently I'm Working On S32K396BMS-EVB board i have to work on ADC but I don't get proper pin configurations related to this board how i can do please help me on this issue . I'm referring S32K396BGA board for ADC but there is diff pin numbers so I'm confused here .&lt;/P&gt;</description>
      <pubDate>Mon, 16 Jun 2025 07:19:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/issue-with-S32K396BMS-EVB/m-p/2116703#M49904</guid>
      <dc:creator>prabhu21</dc:creator>
      <dc:date>2025-06-16T07:19:10Z</dc:date>
    </item>
    <item>
      <title>Re: issue with S32K396BMS-EVB</title>
      <link>https://community.nxp.com/t5/S32K/issue-with-S32K396BMS-EVB/m-p/2116938#M49916</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;Pin assignment is decried in reference manual attachment : IO_mux table excel sheet.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="petervlna_0-1750073473085.png" style="width: 500px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/343079i76F7C5714D6292CF/image-dimensions/500x296?v=v2" width="500" height="296" role="button" title="petervlna_0-1750073473085.png" alt="petervlna_0-1750073473085.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;petervlna_0-1750073473085.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;For example ADC0_P0 channel for BGA package is port PTD1.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="petervlna_1-1750074060063.png" style="width: 715px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/343081iE9A6D4FCFAE119D4/image-dimensions/715x234?v=v2" width="715" height="234" role="button" title="petervlna_1-1750074060063.png" alt="petervlna_1-1750074060063.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;petervlna_1-1750074060063.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Check the schematic of the EVB to see on which pin is PTD1 connected on the board. It is on E3.&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=S32K396BMS-EVB-DESIGN-FILES" target="_blank"&gt;https://www.nxp.com/webapp/Download?colCode=S32K396BMS-EVB-DESIGN-FILES&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="petervlna_2-1750074507161.png" style="width: 662px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/343082iF68D1B29D817B5F0/image-dimensions/662x129?v=v2" width="662" height="129" role="button" title="petervlna_2-1750074507161.png" alt="petervlna_2-1750074507161.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;petervlna_2-1750074507161.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;For the SW configuration you can follow SW examples integrated on RTDs in design studio or EB tresos.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="petervlna_3-1750074667545.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/343083i20EFEB23A20BE636/image-size/medium?v=v2&amp;amp;px=400" role="button" title="petervlna_3-1750074667545.png" alt="petervlna_3-1750074667545.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;petervlna_3-1750074667545.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Peter&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 16 Jun 2025 11:51:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/issue-with-S32K396BMS-EVB/m-p/2116938#M49916</guid>
      <dc:creator>petervlna</dc:creator>
      <dc:date>2025-06-16T11:51:27Z</dc:date>
    </item>
  </channel>
</rss>

