<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: S32K3 Erase in S32K</title>
    <link>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2116700#M49903</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/250180"&gt;@1123HENRY&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Can you give me the full names of the registers you are asking about?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thank you&lt;/P&gt;</description>
    <pubDate>Mon, 16 Jun 2025 07:10:59 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2025-06-16T07:10:59Z</dc:date>
    <item>
      <title>S32K3 Erase</title>
      <link>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2115127#M49835</link>
      <description>&lt;P&gt;I am currently using the S32K312 chip.&lt;/P&gt;&lt;P&gt;And I want to use the C40 register to erase the chip.&lt;/P&gt;&lt;P&gt;So,&amp;nbsp;I disabled the SPELOCK And SSPELOCK protection before using the C40asf register.&lt;/P&gt;&lt;P&gt;use those code:&lt;/P&gt;&lt;P&gt;for(i=0;i&amp;lt;5;i++){&lt;BR /&gt;(*(volatile unsigned int*)(PFLASH0_SPELOCK0+i*4)) = 0;&lt;BR /&gt;}&lt;BR /&gt;for(i=0;i&amp;lt;4;i++){&lt;BR /&gt;(*(volatile unsigned int*)(PFLASH0_SSPELOCK0+i*4)) = 0;&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;So that，SPELOCK0~SPELOCK4，SSPELOCK0~SSPELOCK3 ，It should all be zero.&lt;/P&gt;&lt;P&gt;The PFLASH address of the S32K312 chip is from 0x400000 to 0x5F4000.&lt;/P&gt;&lt;P&gt;I attempted to erase the sectors starting from 0x400000, with each sector being 8K in size.&lt;/P&gt;&lt;P&gt;However, when I erased the address of 0x5C0000，MCRS return a error.&lt;/P&gt;&lt;P&gt;c40asf-&amp;gt;MCRS.PEP was 1, This indicates that this area has not been unlocked.&lt;/P&gt;&lt;P&gt;But I should have unlocked all the PFlash areas of this chip.&lt;/P&gt;&lt;P&gt;please help me fix it.&lt;/P&gt;&lt;P&gt;&lt;LI-PRODUCT title="S32K3" id="S32K3"&gt;&lt;/LI-PRODUCT&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 12 Jun 2025 07:32:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2115127#M49835</guid>
      <dc:creator>1123HENRY</dc:creator>
      <dc:date>2025-06-12T07:32:59Z</dc:date>
    </item>
    <item>
      <title>Re: S32K3 Erase</title>
      <link>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2115394#M49847</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/250180"&gt;@1123HENRY&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Only SPELOCK[0] can be cleared by writing a 32-bit value of all zeros.&lt;/P&gt;
&lt;P&gt;In contrast, SPELOCK[1] contains sectors that are locked by SBAF, which means those locks are not accessible to the application.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;You can only clear the locks that are available to the application.&lt;/P&gt;
&lt;P&gt;To do this, either clear the lock bits individually, or apply a mask to selectively clear specific bits.&lt;BR /&gt;To verify the current lock status, read the SPELOCK registers using the register view in your debugger or IDE.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="danielmartynek_0-1749729500681.png" style="width: 607px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/342700i68C8179D57033024/image-dimensions/607x78?v=v2" width="607" height="78" role="button" title="danielmartynek_0-1749729500681.png" alt="danielmartynek_0-1749729500681.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;</description>
      <pubDate>Thu, 12 Jun 2025 12:03:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2115394#M49847</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2025-06-12T12:03:03Z</dc:date>
    </item>
    <item>
      <title>Re: S32K3 Erase</title>
      <link>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2115736#M49861</link>
      <description>okay,thanks</description>
      <pubDate>Fri, 13 Jun 2025 01:01:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2115736#M49861</guid>
      <dc:creator>1123HENRY</dc:creator>
      <dc:date>2025-06-13T01:01:09Z</dc:date>
    </item>
    <item>
      <title>Re: S32K3 Erase</title>
      <link>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2115738#M49862</link>
      <description>&lt;P&gt;I saw that the SBAF of S32K12 is from 0x5F4000 to 0x5FFFFF, but 0x5C0000 is not within this range.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="1123HENRY_0-1749777666543.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/342773i23C06BA1D9D2788B/image-size/large?v=v2&amp;amp;px=999" role="button" title="1123HENRY_0-1749777666543.png" alt="1123HENRY_0-1749777666543.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 13 Jun 2025 01:21:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2115738#M49862</guid>
      <dc:creator>1123HENRY</dc:creator>
      <dc:date>2025-06-13T01:21:32Z</dc:date>
    </item>
    <item>
      <title>Re: S32K3 Erase</title>
      <link>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2115745#M49863</link>
      <description>&lt;P&gt;And&amp;nbsp;Could you please tell me what the functions of the pflash0 and pflash1 registers are?&lt;/P&gt;</description>
      <pubDate>Fri, 13 Jun 2025 01:37:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2115745#M49863</guid>
      <dc:creator>1123HENRY</dc:creator>
      <dc:date>2025-06-13T01:37:40Z</dc:date>
    </item>
    <item>
      <title>Re: S32K3 Erase</title>
      <link>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2115988#M49870</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/250180"&gt;@1123HENRY&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Have you tried clearing the bits individually?&lt;/P&gt;
&lt;P&gt;If you want to program the sector at&amp;nbsp;0x5C0000, clear the corresponding lock, not the whole register. The sectors locked by SBAF cannot be unlocked by the application.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thanks,&lt;/P&gt;
&lt;P&gt;BR, Daniel&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 13 Jun 2025 08:40:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2115988#M49870</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2025-06-13T08:40:31Z</dc:date>
    </item>
    <item>
      <title>Re: S32K3 Erase</title>
      <link>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2116546#M49897</link>
      <description>I have solved this problem. By using the "&amp;amp;=" operator, I unlocked the areas that do not belong to SBAF. If all the settings are set to 0, this setting operation will fail.&lt;BR /&gt;and Could you please tell me the functions of the pflash0 and pflash1 registers? Through the link file, I found that all the flashes are pflash, and there is no division of pflash into pflash0 and pflash1. What are the differences in the functions of these two registers?&lt;BR /&gt;thanks.</description>
      <pubDate>Mon, 16 Jun 2025 03:15:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2116546#M49897</guid>
      <dc:creator>1123HENRY</dc:creator>
      <dc:date>2025-06-16T03:15:06Z</dc:date>
    </item>
    <item>
      <title>Re: S32K3 Erase</title>
      <link>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2116700#M49903</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/250180"&gt;@1123HENRY&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Can you give me the full names of the registers you are asking about?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thank you&lt;/P&gt;</description>
      <pubDate>Mon, 16 Jun 2025 07:10:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K3-Erase/m-p/2116700#M49903</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2025-06-16T07:10:59Z</dc:date>
    </item>
  </channel>
</rss>

