<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic 回复： S32K3 SRAM in S32K</title>
    <link>https://community.nxp.com/t5/S32K/S32K3-SRAM/m-p/2095257#M48646</link>
    <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/250180"&gt;@1123HENRY&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Have a look at the T32 .cmm script.&lt;/P&gt;
&lt;P&gt;It does initialize the SRAM via DMA.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;</description>
    <pubDate>Mon, 12 May 2025 07:32:33 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2025-05-12T07:32:33Z</dc:date>
    <item>
      <title>S32K3 SRAM</title>
      <link>https://community.nxp.com/t5/S32K/S32K3-SRAM/m-p/2093187#M48545</link>
      <description>&lt;P&gt;I want to use the SWD protocol to write my data to the SRAM of the S32K3 chip and debug it. After writing the data to the SRAM using the SWD protocol, I found that the data in the SRAM could not be read.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="1123HENRY_0-1746665281870.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/336599iF0CFF110BF94A336/image-size/medium?v=v2&amp;amp;px=400" role="button" title="1123HENRY_0-1746665281870.png" alt="1123HENRY_0-1746665281870.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Through the manual, I have also attempted to initialize SRAM using dma. However, after I wrote to these registers using SWD, I was unable to read the DMA_TCD_CH0_CSR_DONE_MASK is set. How can I complete the operation of writing data to SRAM using SWD and it can be used for debugging&lt;/P&gt;</description>
      <pubDate>Thu, 08 May 2025 00:48:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K3-SRAM/m-p/2093187#M48545</guid>
      <dc:creator>1123HENRY</dc:creator>
      <dc:date>2025-05-08T00:48:57Z</dc:date>
    </item>
    <item>
      <title>回复： S32K3 SRAM</title>
      <link>https://community.nxp.com/t5/S32K/S32K3-SRAM/m-p/2093406#M48562</link>
      <description>&lt;P&gt;When I was using JLINK, I found there was such an initialization sequence&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="1123HENRY_0-1746688334116.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/336648i9E477F9D15270D4A/image-size/medium?v=v2&amp;amp;px=400" role="button" title="1123HENRY_0-1746688334116.png" alt="1123HENRY_0-1746688334116.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;I obtained this timing sequence using a tool, but I don't quite understand it. Is there any detailed documentation to introduce this initialization? I didn't find the description of this sequence in JLINK in the AN13388 document.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 08 May 2025 07:14:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K3-SRAM/m-p/2093406#M48562</guid>
      <dc:creator>1123HENRY</dc:creator>
      <dc:date>2025-05-08T07:14:39Z</dc:date>
    </item>
    <item>
      <title>回复： S32K3 SRAM</title>
      <link>https://community.nxp.com/t5/S32K/S32K3-SRAM/m-p/2093419#M48563</link>
      <description>&lt;P&gt;I have also used JLINK to program chips with other ARM cores. I found that the S32K3 chip requires a lot of initialization. For example, the initialization of the debug interface and the initialization of ConfigTargetSettings().&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="1123HENRY_0-1746689258168.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/336652i342464A5127DC7DE/image-size/medium?v=v2&amp;amp;px=400" role="button" title="1123HENRY_0-1746689258168.png" alt="1123HENRY_0-1746689258168.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Are there any documentation for various initializations？&lt;/P&gt;&lt;P&gt;&lt;LI-PRODUCT title="S32K3" id="S32K3"&gt;&lt;/LI-PRODUCT&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 08 May 2025 07:28:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K3-SRAM/m-p/2093419#M48563</guid>
      <dc:creator>1123HENRY</dc:creator>
      <dc:date>2025-05-08T07:28:17Z</dc:date>
    </item>
    <item>
      <title>回复： S32K3 SRAM</title>
      <link>https://community.nxp.com/t5/S32K/S32K3-SRAM/m-p/2095257#M48646</link>
      <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/250180"&gt;@1123HENRY&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Have a look at the T32 .cmm script.&lt;/P&gt;
&lt;P&gt;It does initialize the SRAM via DMA.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;</description>
      <pubDate>Mon, 12 May 2025 07:32:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K3-SRAM/m-p/2095257#M48646</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2025-05-12T07:32:33Z</dc:date>
    </item>
    <item>
      <title>回复： S32K3 SRAM</title>
      <link>https://community.nxp.com/t5/S32K/S32K3-SRAM/m-p/2097126#M48754</link>
      <description>thanks</description>
      <pubDate>Wed, 14 May 2025 08:21:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K3-SRAM/m-p/2097126#M48754</guid>
      <dc:creator>1123HENRY</dc:creator>
      <dc:date>2025-05-14T08:21:41Z</dc:date>
    </item>
  </channel>
</rss>

