<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Ethernet:EBERR  in S32K</title>
    <link>https://community.nxp.com/t5/S32K/Ethernet-EBERR/m-p/912870#M4726</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Jithin,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is the ENET master enabled in the MPU?&lt;/P&gt;&lt;P&gt;Are you using the SDK for the integration? The MPU configuration&amp;nbsp;should already be done in the&amp;nbsp;SDK system initialization.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Veronica&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 28 Aug 2019 08:08:45 GMT</pubDate>
    <dc:creator>veronicavelciu</dc:creator>
    <dc:date>2019-08-28T08:08:45Z</dc:date>
    <item>
      <title>Ethernet:EBERR</title>
      <link>https://community.nxp.com/t5/S32K/Ethernet-EBERR/m-p/912869#M4725</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Trying to integrate Ethernet stack from vector using S32K148 controller.&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;When debugged the Ethernet Mac initialization ,detected this behavior.&lt;/DIV&gt;&lt;DIV&gt;From the Ethernet driver, following steps done to enable MAC&lt;BR /&gt;1. Firstly MAC is enabled with the written of (0x00000002) to ENET_ECR and changed its value to 0xF0000112(MAC enabled).&lt;BR /&gt;2. Then ENET_RDAR written with (0x00000001).&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;After writing the ENET_RDAR reg, debug results showing Interrupt Event Register(ENET_EIR) is changing its value from 0x00000000 to&amp;nbsp; 0x00400000(EBERR).&lt;BR /&gt;So that Ethernet Control Register (ENET_ECR) changed its value from 0xF0000112 to F0000110(MAC is disabled)&lt;BR /&gt;What is the exact reason that causes this Ethernet bus error(EBERR)?&lt;BR /&gt;Already the starting address of the buffers and descriptors of the driver are 16 byte aligned.&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 27 Aug 2019 14:45:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Ethernet-EBERR/m-p/912869#M4725</guid>
      <dc:creator>jithin_m</dc:creator>
      <dc:date>2019-08-27T14:45:53Z</dc:date>
    </item>
    <item>
      <title>Re: Ethernet:EBERR</title>
      <link>https://community.nxp.com/t5/S32K/Ethernet-EBERR/m-p/912870#M4726</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Jithin,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is the ENET master enabled in the MPU?&lt;/P&gt;&lt;P&gt;Are you using the SDK for the integration? The MPU configuration&amp;nbsp;should already be done in the&amp;nbsp;SDK system initialization.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Veronica&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 28 Aug 2019 08:08:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Ethernet-EBERR/m-p/912870#M4726</guid>
      <dc:creator>veronicavelciu</dc:creator>
      <dc:date>2019-08-28T08:08:45Z</dc:date>
    </item>
    <item>
      <title>Re: Ethernet:EBERR</title>
      <link>https://community.nxp.com/t5/S32K/Ethernet-EBERR/m-p/1790698#M30793</link>
      <description>&lt;P&gt;请问一下这个问题你是怎么解决的啊，我现在用S32K148遇到一个同样的问题，初始化的时候使能接收发送缓冲区描述符就会出现EBERR总线故障&lt;/P&gt;</description>
      <pubDate>Thu, 18 Jan 2024 03:02:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/Ethernet-EBERR/m-p/1790698#M30793</guid>
      <dc:creator>JackChen2022</dc:creator>
      <dc:date>2024-01-18T03:02:53Z</dc:date>
    </item>
  </channel>
</rss>

