<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32K中的主题 Re: GMAC MTL RXQ_Debug PRXQ read fails</title>
    <link>https://community.nxp.com/t5/S32K/GMAC-MTL-RXQ-Debug-PRXQ-read-fails/m-p/2055530#M46443</link>
    <description>&lt;P&gt;Hi oliver,&lt;/P&gt;
&lt;P&gt;let me check this RX queue question with Apps team.&lt;BR /&gt;Anyway how did you really read &lt;SPAN&gt;MTL_RXQ0_DEBUG&lt;/SPAN&gt; register, as this macro just returns RXQSTS field content from given x value?&lt;BR /&gt;Maybe module DMA is reading out the queue meanwhile, so you read queue as empty.&amp;nbsp;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;What about to simply use&amp;nbsp;MAC Management Counters, which store the statistics about the received and transmitted packets in registers; see more in chapter&amp;nbsp;76.11 MAC Management Counters of the Reference Manual.&lt;/P&gt;
&lt;P&gt;BR, Petr&lt;/P&gt;</description>
    <pubDate>Tue, 04 Mar 2025 12:22:59 GMT</pubDate>
    <dc:creator>PetrS</dc:creator>
    <dc:date>2025-03-04T12:22:59Z</dc:date>
    <item>
      <title>GMAC MTL RXQ_Debug PRXQ read fails</title>
      <link>https://community.nxp.com/t5/S32K/GMAC-MTL-RXQ-Debug-PRXQ-read-fails/m-p/2054921#M46398</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have ethernet traffic running into GMAC 0 thats functioning properly but I want to periodically read out the packet count of the RXQs in the MTL.&amp;nbsp;&lt;/P&gt;&lt;P&gt;I'm reading off the PRXQ field every 1ms in the MTL_RXQ0_DEBUG, 1, and 2 registers but I'm only getting 0s suggesting that there is never a packet in the RXQ. I've attempted to read across all 3 queues without success. It seems I can read the overflow counter properly, as when I pause GDB the overflow counter will fill up.&amp;nbsp;&lt;/P&gt;&lt;P&gt;I read it through a direct hardware access to the registers:&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;#define GMAC_MTL_RXQ_GET(x) \&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;(uint32_t)(((x)&amp;amp;GMAC_MTL_RXQ0_DEBUG_RXQSTS_MASK) &amp;gt;&amp;gt; GMAC_MTL_RXQ0_DEBUG_RXQSTS_SHIFT)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Am I missing something in how the MTL_RXQ_DEBUG register works? Is there a better solution to monitor the DMA/MTL fill status (eth bus load)?&lt;/P&gt;</description>
      <pubDate>Mon, 03 Mar 2025 19:06:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/GMAC-MTL-RXQ-Debug-PRXQ-read-fails/m-p/2054921#M46398</guid>
      <dc:creator>oliver777777</dc:creator>
      <dc:date>2025-03-03T19:06:40Z</dc:date>
    </item>
    <item>
      <title>Re: GMAC MTL RXQ_Debug PRXQ read fails</title>
      <link>https://community.nxp.com/t5/S32K/GMAC-MTL-RXQ-Debug-PRXQ-read-fails/m-p/2054934#M46399</link>
      <description>As a followup: do the corresponding fields in MTL_DBG_CTL have to set correctly to be able to access MTL_RXQ0_DEBUG registers or are they decoupled?</description>
      <pubDate>Mon, 03 Mar 2025 19:40:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/GMAC-MTL-RXQ-Debug-PRXQ-read-fails/m-p/2054934#M46399</guid>
      <dc:creator>oliver777777</dc:creator>
      <dc:date>2025-03-03T19:40:21Z</dc:date>
    </item>
    <item>
      <title>Re: GMAC MTL RXQ_Debug PRXQ read fails</title>
      <link>https://community.nxp.com/t5/S32K/GMAC-MTL-RXQ-Debug-PRXQ-read-fails/m-p/2055530#M46443</link>
      <description>&lt;P&gt;Hi oliver,&lt;/P&gt;
&lt;P&gt;let me check this RX queue question with Apps team.&lt;BR /&gt;Anyway how did you really read &lt;SPAN&gt;MTL_RXQ0_DEBUG&lt;/SPAN&gt; register, as this macro just returns RXQSTS field content from given x value?&lt;BR /&gt;Maybe module DMA is reading out the queue meanwhile, so you read queue as empty.&amp;nbsp;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;What about to simply use&amp;nbsp;MAC Management Counters, which store the statistics about the received and transmitted packets in registers; see more in chapter&amp;nbsp;76.11 MAC Management Counters of the Reference Manual.&lt;/P&gt;
&lt;P&gt;BR, Petr&lt;/P&gt;</description>
      <pubDate>Tue, 04 Mar 2025 12:22:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/GMAC-MTL-RXQ-Debug-PRXQ-read-fails/m-p/2055530#M46443</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2025-03-04T12:22:59Z</dc:date>
    </item>
  </channel>
</rss>

