<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: S32K344 RMII Problem with GMAC driver in S32K</title>
    <link>https://community.nxp.com/t5/S32K/S32K344-RMII-Problem-with-GMAC-driver/m-p/2036471#M45565</link>
    <description>&lt;P&gt;Hi Julián,&lt;/P&gt;&lt;P&gt;Thank you for your response. I wanted to share my findings in case anyone else encounters a similar issue.&lt;/P&gt;&lt;P&gt;After further debugging, I was able to resolve the problem by making two key modifications:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;&lt;STRONG&gt;Before calling Siul2_Port_Ip_Init, I applied the following configuration:&lt;/STRONG&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;BR /&gt;IP_DCM_GPR-&amp;gt;DCMRWF1 = (IP_DCM_GPR-&amp;gt;DCMRWF1 &amp;amp; ~DCM_GPR_DCMRWF1_EMAC_CONF_SEL_MASK) | DCM_GPR_DCMRWF1_EMAC_CONF_SEL(&lt;SPAN class=""&gt;2U&lt;/SPAN&gt;);&lt;/DIV&gt;&lt;/DIV&gt;&lt;/LI&gt;&lt;LI&gt;&lt;STRONG&gt;In the clock configuration, I set the dividers for EMAC_TX_CLK and EMAC_RX_CLK to 2, reducing their frequencies to 25 MHz.&lt;/STRONG&gt;&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;After applying these changes, data transmission started working correctly.&lt;/P&gt;&lt;P&gt;For reference, the corrupted data issue observed when TX_CLK was not connected remains an interesting behavior, but after properly setting up the reference clocks and configuration registers, the system now operates as expected.&lt;/P&gt;&lt;P&gt;I hope this helps others who might face similar issues.&lt;/P&gt;&lt;P&gt;Best regards,&lt;BR /&gt;Mehmet Fatih&lt;/P&gt;</description>
    <pubDate>Fri, 31 Jan 2025 08:28:46 GMT</pubDate>
    <dc:creator>MehmetFatih</dc:creator>
    <dc:date>2025-01-31T08:28:46Z</dc:date>
    <item>
      <title>S32K344 RMII Problem with GMAC driver</title>
      <link>https://community.nxp.com/t5/S32K/S32K344-RMII-Problem-with-GMAC-driver/m-p/2036219#M45556</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I am working with the &lt;STRONG&gt;S32K344&lt;/STRONG&gt; MCU and using the &lt;STRONG&gt;LAN8710A&lt;/STRONG&gt; Ethernet PHY in &lt;STRONG&gt;RMII mode&lt;/STRONG&gt;. My goal is to transmit data from the MCU to a PC, but I am facing issues in the process.&lt;/P&gt;&lt;H3&gt;&lt;STRONG&gt;Setup and Observations:&lt;/STRONG&gt;&lt;/H3&gt;&lt;UL&gt;&lt;LI&gt;I can access the &lt;STRONG&gt;LAN8710A registers via MDIO&lt;/STRONG&gt;.&lt;/LI&gt;&lt;LI&gt;I have verified that the &lt;STRONG&gt;STRAP pins are correctly set for RMII mode&lt;/STRONG&gt;.&lt;/LI&gt;&lt;LI&gt;The &lt;STRONG&gt;GMac_IP_Internal_Loopback&lt;/STRONG&gt; example code runs successfully.&lt;/LI&gt;&lt;LI&gt;When I disable &lt;STRONG&gt;MAC_CONFIG_LOOPBACK&lt;/STRONG&gt; in the &lt;STRONG&gt;EthCtrlConfigMac&lt;/STRONG&gt; section of the GMac driver configuration and attempt to send data to the PC, I receive nothing.&lt;/LI&gt;&lt;LI&gt;When I enable &lt;STRONG&gt;Far Loopback&lt;/STRONG&gt; mode on the &lt;STRONG&gt;LAN8710A&lt;/STRONG&gt;, it correctly echoes back the data sent from the PC.&lt;/LI&gt;&lt;LI&gt;Initially, after disabling internal loopback, I observed corrupted data on the PC. Later, I found that the &lt;STRONG&gt;EMAC_MII_RMII_TX_CLK pin was floating&lt;/STRONG&gt; and was not connected to a &lt;STRONG&gt;50 MHz clock signal&lt;/STRONG&gt;.&lt;/LI&gt;&lt;LI&gt;Even with the floating TX_CLK, I was able to receive &lt;STRONG&gt;corrupted data&lt;/STRONG&gt;. However, after properly connecting the TX_CLK to 50 MHz, I can no longer receive any data at all.&lt;/LI&gt;&lt;LI&gt;One unusual observation: &lt;STRONG&gt;When TX_CLK was not connected, I could still receive some form of data, though it was corrupted.&lt;/STRONG&gt;&lt;UL&gt;&lt;LI&gt;For example, if I sent a packet filled with &lt;STRONG&gt;0xFF&lt;/STRONG&gt;, I would receive only &lt;STRONG&gt;0xFF&lt;/STRONG&gt; values.&lt;/LI&gt;&lt;LI&gt;If I sent a packet filled with &lt;STRONG&gt;0xF0&lt;/STRONG&gt;, I received a mix of &lt;STRONG&gt;0x30 and other byte values&lt;/STRONG&gt;.&lt;/LI&gt;&lt;/UL&gt;&lt;/LI&gt;&lt;/UL&gt;&lt;H3&gt;&lt;STRONG&gt;Questions:&lt;/STRONG&gt;&lt;/H3&gt;&lt;OL&gt;&lt;LI&gt;What could be causing the transmission failure after properly connecting the &lt;STRONG&gt;50 MHz TX_CLK&lt;/STRONG&gt;?&lt;/LI&gt;&lt;LI&gt;Is there any additional configuration required in the &lt;STRONG&gt;GMAC driver&lt;/STRONG&gt; to enable external transmission?&lt;/LI&gt;&lt;LI&gt;Are there any known issues or errata related to &lt;STRONG&gt;S32K344 + LAN8710A RMII mode&lt;/STRONG&gt; that could explain this behavior?&lt;/LI&gt;&lt;LI&gt;&lt;STRONG&gt;How was I able to receive any data at all when TX_CLK was not connected?&lt;/STRONG&gt; Even though it was corrupted, it seemed to maintain a pattern related to the original data. What could be the explanation for this behavior?&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;Any insights or suggestions would be greatly appreciated.&lt;/P&gt;&lt;P&gt;Thank you!&lt;/P&gt;</description>
      <pubDate>Thu, 30 Jan 2025 16:13:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K344-RMII-Problem-with-GMAC-driver/m-p/2036219#M45556</guid>
      <dc:creator>MehmetFatih</dc:creator>
      <dc:date>2025-01-30T16:13:32Z</dc:date>
    </item>
    <item>
      <title>Re: S32K344 RMII Problem with GMAC driver</title>
      <link>https://community.nxp.com/t5/S32K/S32K344-RMII-Problem-with-GMAC-driver/m-p/2036334#M45562</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/244483"&gt;@MehmetFatih&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Since the&amp;nbsp;LAN8710A is a third-party device, support is limited, because of this, there is no&amp;nbsp;&lt;STRONG&gt;S32K344 + LAN8710A&amp;nbsp;&lt;/STRONG&gt;erratas or documentation.&lt;/P&gt;
&lt;P&gt;I'm not sure what the corrupted data may indicate, since transmission was made without a clock, but are you able to analyze the signal with an oscilloscope or logic analyzer to see if the frame is being sent/received correctly after connecting the 50Mhz?&lt;/P&gt;
&lt;P&gt;in order to configure transmission and reception, you must also configure the interrupt driver, please refer to this community post:&amp;nbsp;&lt;A href="https://community.nxp.com/t5/S32K/GMAC-of-S32K344-Callbackfun/td-p/1714671" target="_blank"&gt;Solved: GMAC of S32K344 Callbackfun - NXP Community&lt;/A&gt;.&lt;/P&gt;
&lt;P&gt;Could you also share the connection for the reference clock?&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Julián&lt;/P&gt;</description>
      <pubDate>Thu, 30 Jan 2025 21:59:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K344-RMII-Problem-with-GMAC-driver/m-p/2036334#M45562</guid>
      <dc:creator>Julián_AragónM</dc:creator>
      <dc:date>2025-01-30T21:59:44Z</dc:date>
    </item>
    <item>
      <title>Re: S32K344 RMII Problem with GMAC driver</title>
      <link>https://community.nxp.com/t5/S32K/S32K344-RMII-Problem-with-GMAC-driver/m-p/2036471#M45565</link>
      <description>&lt;P&gt;Hi Julián,&lt;/P&gt;&lt;P&gt;Thank you for your response. I wanted to share my findings in case anyone else encounters a similar issue.&lt;/P&gt;&lt;P&gt;After further debugging, I was able to resolve the problem by making two key modifications:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;&lt;STRONG&gt;Before calling Siul2_Port_Ip_Init, I applied the following configuration:&lt;/STRONG&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;BR /&gt;IP_DCM_GPR-&amp;gt;DCMRWF1 = (IP_DCM_GPR-&amp;gt;DCMRWF1 &amp;amp; ~DCM_GPR_DCMRWF1_EMAC_CONF_SEL_MASK) | DCM_GPR_DCMRWF1_EMAC_CONF_SEL(&lt;SPAN class=""&gt;2U&lt;/SPAN&gt;);&lt;/DIV&gt;&lt;/DIV&gt;&lt;/LI&gt;&lt;LI&gt;&lt;STRONG&gt;In the clock configuration, I set the dividers for EMAC_TX_CLK and EMAC_RX_CLK to 2, reducing their frequencies to 25 MHz.&lt;/STRONG&gt;&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;After applying these changes, data transmission started working correctly.&lt;/P&gt;&lt;P&gt;For reference, the corrupted data issue observed when TX_CLK was not connected remains an interesting behavior, but after properly setting up the reference clocks and configuration registers, the system now operates as expected.&lt;/P&gt;&lt;P&gt;I hope this helps others who might face similar issues.&lt;/P&gt;&lt;P&gt;Best regards,&lt;BR /&gt;Mehmet Fatih&lt;/P&gt;</description>
      <pubDate>Fri, 31 Jan 2025 08:28:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K344-RMII-Problem-with-GMAC-driver/m-p/2036471#M45565</guid>
      <dc:creator>MehmetFatih</dc:creator>
      <dc:date>2025-01-31T08:28:46Z</dc:date>
    </item>
  </channel>
</rss>

