<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: ADC readings  Self test</title>
    <link>https://community.nxp.com/t5/S32K/ADC-readings-Self-test/m-p/2029012#M45168</link>
    <description>Hi Petr,&lt;BR /&gt;&lt;BR /&gt;Could you help us understand how we can ensure that there is no ongoing conversion when triggers are generated via hardware?</description>
    <pubDate>Thu, 16 Jan 2025 12:24:00 GMT</pubDate>
    <dc:creator>Samuel_DCosta</dc:creator>
    <dc:date>2025-01-16T12:24:00Z</dc:date>
    <item>
      <title>ADC readings  Self test</title>
      <link>https://community.nxp.com/t5/S32K/ADC-readings-Self-test/m-p/2028147#M45113</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I have some questions regarding the ADC self-test while using BCTU triggering via EMIOS, which is a hardware trigger. Here are my queries:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;&lt;P&gt;&lt;STRONG&gt;ADC Self-Test &lt;/STRONG&gt;: &lt;SPAN&gt;how do we do the ADC self test when we are doing BCTU triggering?&lt;/SPAN&gt;&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;&lt;STRONG&gt;Self-Test Triggering&lt;/STRONG&gt;: My understanding is that the BCTU itself triggers the self-test. If this is correct, how do we read the results?&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;&lt;STRONG&gt;Self-Test Result Verification&lt;/STRONG&gt;: How can we determine if the self-test has passed or failed?&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;&lt;STRONG&gt;Timing of Self-Test&lt;/STRONG&gt;&amp;nbsp;When does the self-test occur during BCTU triggering? Is it at the end of each BCTU list for each trigger, at the end of each signal sample, or at some other point?&lt;BR /&gt;&lt;SPAN&gt;I hope to receive answers to all my questions&lt;/SPAN&gt;&lt;/P&gt;&lt;/LI&gt;&lt;/OL&gt;</description>
      <pubDate>Wed, 15 Jan 2025 08:51:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ADC-readings-Self-test/m-p/2028147#M45113</guid>
      <dc:creator>Ayaz</dc:creator>
      <dc:date>2025-01-15T08:51:08Z</dc:date>
    </item>
    <item>
      <title>Re: ADC readings  Self test</title>
      <link>https://community.nxp.com/t5/S32K/ADC-readings-Self-test/m-p/2028901#M45153</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;running the ADC self test using the BCTU to trigger it is not supported on K3xx devices.&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="PetrS_0-1737019786492.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/319852iC7E3CBC263C80DD8/image-size/medium?v=v2&amp;amp;px=400" role="button" title="PetrS_0-1737019786492.png" alt="PetrS_0-1737019786492.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;PetrS_0-1737019786492.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;The RM's chapter&amp;nbsp;60.3.17.2 Self-test gives info about steps required in CPU mode.&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;If&amp;nbsp;using RTD, in the ADC driver we provided API calls Adc_SelfTest(),&amp;nbsp; Adc_Sar_Ip_SelfTest(). As per ADC User manual should be called at any time after driver was initialized and there are no ongoing conversions.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;BR, Petr&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 16 Jan 2025 09:33:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ADC-readings-Self-test/m-p/2028901#M45153</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2025-01-16T09:33:58Z</dc:date>
    </item>
    <item>
      <title>Re: ADC readings  Self test</title>
      <link>https://community.nxp.com/t5/S32K/ADC-readings-Self-test/m-p/2029012#M45168</link>
      <description>Hi Petr,&lt;BR /&gt;&lt;BR /&gt;Could you help us understand how we can ensure that there is no ongoing conversion when triggers are generated via hardware?</description>
      <pubDate>Thu, 16 Jan 2025 12:24:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ADC-readings-Self-test/m-p/2029012#M45168</guid>
      <dc:creator>Samuel_DCosta</dc:creator>
      <dc:date>2025-01-16T12:24:00Z</dc:date>
    </item>
    <item>
      <title>Re: ADC readings  Self test</title>
      <link>https://community.nxp.com/t5/S32K/ADC-readings-Self-test/m-p/2029740#M45206</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;module MSR register gives status for ongoing conversions. If module is in BCTU control mode you will need to disable it.&lt;/P&gt;
&lt;P&gt;BR, Petr&lt;/P&gt;</description>
      <pubDate>Fri, 17 Jan 2025 12:02:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ADC-readings-Self-test/m-p/2029740#M45206</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2025-01-17T12:02:06Z</dc:date>
    </item>
  </channel>
</rss>

