<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: SPI communication with FXIO</title>
    <link>https://community.nxp.com/t5/S32K/SPI-communication-with-FXIO/m-p/1993560#M43222</link>
    <description>&lt;P&gt;Hello &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/243232"&gt;@WeiCh&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;1.&lt;/P&gt;
&lt;P&gt;Is the system clock set precisely to one of the clock options listed in the RM?&lt;/P&gt;
&lt;P&gt;For example:&amp;nbsp; 152. Option B - Reduced Speed mode (CORE_CLK @ 120 MHz)&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;2.&lt;/P&gt;
&lt;P&gt;This is a HW feature of the LPSPI module.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;</description>
    <pubDate>Wed, 13 Nov 2024 09:23:09 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2024-11-13T09:23:09Z</dc:date>
    <item>
      <title>SPI communication with FXIO</title>
      <link>https://community.nxp.com/t5/S32K/SPI-communication-with-FXIO/m-p/1992889#M43183</link>
      <description>&lt;P&gt;I encountered two problems in configuring FXIO for SPI communication with S32K312:&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;1. The baud rate configured by EB is 100KHz, but according to the measurement results, it is actually 200K. What's going on?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;2. The configuration of the three parameters Cs2Cs, Clk2Cs and Cs2Clk in EB seems to be invalid for FXIO. What's going on?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;The following are screenshots of the configuration and test results.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="_0-1731420359526.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/310060iE1FA7916C1B3344E/image-size/medium?v=v2&amp;amp;px=400" role="button" title="_0-1731420359526.png" alt="_0-1731420359526.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="_1-1731420385078.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/310061i4679ADFF4C974173/image-size/medium?v=v2&amp;amp;px=400" role="button" title="_1-1731420385078.png" alt="_1-1731420385078.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 12 Nov 2024 14:08:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/SPI-communication-with-FXIO/m-p/1992889#M43183</guid>
      <dc:creator>WeiCh</dc:creator>
      <dc:date>2024-11-12T14:08:06Z</dc:date>
    </item>
    <item>
      <title>Re: SPI communication with FXIO</title>
      <link>https://community.nxp.com/t5/S32K/SPI-communication-with-FXIO/m-p/1993560#M43222</link>
      <description>&lt;P&gt;Hello &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/243232"&gt;@WeiCh&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;1.&lt;/P&gt;
&lt;P&gt;Is the system clock set precisely to one of the clock options listed in the RM?&lt;/P&gt;
&lt;P&gt;For example:&amp;nbsp; 152. Option B - Reduced Speed mode (CORE_CLK @ 120 MHz)&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;2.&lt;/P&gt;
&lt;P&gt;This is a HW feature of the LPSPI module.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;</description>
      <pubDate>Wed, 13 Nov 2024 09:23:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/SPI-communication-with-FXIO/m-p/1993560#M43222</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2024-11-13T09:23:09Z</dc:date>
    </item>
    <item>
      <title>Re: SPI communication with FXIO</title>
      <link>https://community.nxp.com/t5/S32K/SPI-communication-with-FXIO/m-p/1993580#M43225</link>
      <description>&lt;P&gt;Yes，clock config is Option-B.I have found the answer in the latest version of the update record. It should be that there is a problem with the clock source selected when calculating the baud rate.Thinks！&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 13 Nov 2024 09:31:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/SPI-communication-with-FXIO/m-p/1993580#M43225</guid>
      <dc:creator>WeiCh</dc:creator>
      <dc:date>2024-11-13T09:31:41Z</dc:date>
    </item>
  </channel>
</rss>

