<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: EB: how to setting priority grouping in EB? in S32K</title>
    <link>https://community.nxp.com/t5/S32K/EB-how-to-setting-priority-grouping-in-EB/m-p/1986418#M42820</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/242786"&gt;@vivid_&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;In the S32K3xx Reference Manual, it is stated that there are 16 priority levels configurable in 4 bits in IRQn fields in NVIC IPRn registers.&lt;/P&gt;
&lt;P&gt;According to NVIC_SetPriority(), the 4 less significant bits in IRQn fields in NVIC IPRn registers are not implemented.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="VaneB_0-1730491154457.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/308195iACAA1B80AC3A5566/image-size/medium?v=v2&amp;amp;px=400" role="button" title="VaneB_0-1730491154457.png" alt="VaneB_0-1730491154457.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Whith the above information, the Table 4-18 (Priority grouping) of the &lt;A href="https://documentation-service.arm.com/static/61efd6602dd99944d051417b?token=" target="_blank" rel="noopener"&gt;ARM Cortex-M7 Devices Generic User Guide&lt;/A&gt;, can be understood in this way:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="VaneB_1-1730491228474.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/308196i9EBF69F007379488/image-size/medium?v=v2&amp;amp;px=400" role="button" title="VaneB_1-1730491228474.png" alt="VaneB_1-1730491228474.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;In addition, about priority grouping, a function is also provided, see the following image.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="VaneB_2-1730491249574.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/308197i036C62B17F4EEA9D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="VaneB_2-1730491249574.png" alt="VaneB_2-1730491249574.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;BR, VaneB&lt;/P&gt;</description>
    <pubDate>Fri, 01 Nov 2024 20:02:02 GMT</pubDate>
    <dc:creator>VaneB</dc:creator>
    <dc:date>2024-11-01T20:02:02Z</dc:date>
    <item>
      <title>EB: how to setting priority grouping in EB?</title>
      <link>https://community.nxp.com/t5/S32K/EB-how-to-setting-priority-grouping-in-EB/m-p/1985607#M42772</link>
      <description>&lt;P&gt;When I enable Isr in platform module, then I found the maximum priority only up to 15, if the priority is set to greater than 15, then EB will report a error that the priority out of range. how can I set the priority greater than 15? And I want to know whether I can set the priority group in EB.&lt;/P&gt;&lt;P&gt;Here I use s32k344 and RTD 4.0.0.0&lt;/P&gt;</description>
      <pubDate>Thu, 31 Oct 2024 14:31:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/EB-how-to-setting-priority-grouping-in-EB/m-p/1985607#M42772</guid>
      <dc:creator>vivid_</dc:creator>
      <dc:date>2024-10-31T14:31:02Z</dc:date>
    </item>
    <item>
      <title>Re: EB: how to setting priority grouping in EB?</title>
      <link>https://community.nxp.com/t5/S32K/EB-how-to-setting-priority-grouping-in-EB/m-p/1986418#M42820</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/242786"&gt;@vivid_&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;In the S32K3xx Reference Manual, it is stated that there are 16 priority levels configurable in 4 bits in IRQn fields in NVIC IPRn registers.&lt;/P&gt;
&lt;P&gt;According to NVIC_SetPriority(), the 4 less significant bits in IRQn fields in NVIC IPRn registers are not implemented.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="VaneB_0-1730491154457.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/308195iACAA1B80AC3A5566/image-size/medium?v=v2&amp;amp;px=400" role="button" title="VaneB_0-1730491154457.png" alt="VaneB_0-1730491154457.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Whith the above information, the Table 4-18 (Priority grouping) of the &lt;A href="https://documentation-service.arm.com/static/61efd6602dd99944d051417b?token=" target="_blank" rel="noopener"&gt;ARM Cortex-M7 Devices Generic User Guide&lt;/A&gt;, can be understood in this way:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="VaneB_1-1730491228474.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/308196i9EBF69F007379488/image-size/medium?v=v2&amp;amp;px=400" role="button" title="VaneB_1-1730491228474.png" alt="VaneB_1-1730491228474.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;In addition, about priority grouping, a function is also provided, see the following image.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="VaneB_2-1730491249574.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/308197i036C62B17F4EEA9D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="VaneB_2-1730491249574.png" alt="VaneB_2-1730491249574.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;BR, VaneB&lt;/P&gt;</description>
      <pubDate>Fri, 01 Nov 2024 20:02:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/EB-how-to-setting-priority-grouping-in-EB/m-p/1986418#M42820</guid>
      <dc:creator>VaneB</dc:creator>
      <dc:date>2024-11-01T20:02:02Z</dc:date>
    </item>
  </channel>
</rss>

