<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic SAF sCheck flash test failed after install HSE firmware in S32K</title>
    <link>https://community.nxp.com/t5/S32K/SAF-sCheck-flash-test-failed-after-install-HSE-firmware/m-p/1962422#M41364</link>
    <description>&lt;P&gt;I have done SAF&amp;nbsp;sCheck flash test on s32K3 EVB, it works well and test can pass.&lt;/P&gt;&lt;P&gt;But it goes fail after install&amp;nbsp;HSE firmware.&lt;/P&gt;&lt;P&gt;The directly reason is when&amp;nbsp;test flash ECC logic's single-bit error correction, it try to invalidate data cache by asm "STR R0,[R4,#0xF5C]", where&amp;nbsp;R0 stores the flash test address and R4 stores&amp;nbsp;0xE000E000.&lt;/P&gt;&lt;P&gt;The value of&amp;nbsp;flash test address changed to 0x0008000000000000 after execute that asm command in plain chip. But for HSE firmware installed chip, the address maintains its real value 0x50FA50FA50FA50FA, the makes the compare check failed.&lt;/P&gt;&lt;P&gt;So I want to know why&amp;nbsp;HSE firmware&amp;nbsp;&lt;SPAN&gt;influence that? How to solve this problem?&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Thu, 26 Sep 2024 07:25:26 GMT</pubDate>
    <dc:creator>zyt</dc:creator>
    <dc:date>2024-09-26T07:25:26Z</dc:date>
    <item>
      <title>SAF sCheck flash test failed after install HSE firmware</title>
      <link>https://community.nxp.com/t5/S32K/SAF-sCheck-flash-test-failed-after-install-HSE-firmware/m-p/1962422#M41364</link>
      <description>&lt;P&gt;I have done SAF&amp;nbsp;sCheck flash test on s32K3 EVB, it works well and test can pass.&lt;/P&gt;&lt;P&gt;But it goes fail after install&amp;nbsp;HSE firmware.&lt;/P&gt;&lt;P&gt;The directly reason is when&amp;nbsp;test flash ECC logic's single-bit error correction, it try to invalidate data cache by asm "STR R0,[R4,#0xF5C]", where&amp;nbsp;R0 stores the flash test address and R4 stores&amp;nbsp;0xE000E000.&lt;/P&gt;&lt;P&gt;The value of&amp;nbsp;flash test address changed to 0x0008000000000000 after execute that asm command in plain chip. But for HSE firmware installed chip, the address maintains its real value 0x50FA50FA50FA50FA, the makes the compare check failed.&lt;/P&gt;&lt;P&gt;So I want to know why&amp;nbsp;HSE firmware&amp;nbsp;&lt;SPAN&gt;influence that? How to solve this problem?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 26 Sep 2024 07:25:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/SAF-sCheck-flash-test-failed-after-install-HSE-firmware/m-p/1962422#M41364</guid>
      <dc:creator>zyt</dc:creator>
      <dc:date>2024-09-26T07:25:26Z</dc:date>
    </item>
  </channel>
</rss>

