<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: S32K312 Query on MPU in S32K</title>
    <link>https://community.nxp.com/t5/S32K/S32K312-Query-on-MPU/m-p/1947169#M40549</link>
    <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/237886"&gt;@rameshnairmetallic&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;The ARM Cortex M7 core has its own MPU.&lt;/P&gt;
&lt;P&gt;Refer to ARM documentation for more details.&lt;/P&gt;
&lt;P&gt;The MCU features Extended Resource Domain Controller (XRDC).&lt;/P&gt;
&lt;P&gt;Also discussed here: &lt;A href="https://community.nxp.com/t5/S32K/Regarding-MRC-in-S32K3/td-p/1643361" target="_blank"&gt;https://community.nxp.com/t5/S32K/Regarding-MRC-in-S32K3/td-p/1643361&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Wed, 04 Sep 2024 10:38:04 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2024-09-04T10:38:04Z</dc:date>
    <item>
      <title>S32K312 Query on MPU</title>
      <link>https://community.nxp.com/t5/S32K/S32K312-Query-on-MPU/m-p/1946222#M40487</link>
      <description>&lt;P&gt;Does S32K312 fully support the MPU.&lt;/P&gt;&lt;P&gt;I am running EB classic AUTOSAR stack on S32K312 and want to now make sure each of my ASW component run in protected memory space and with access control. Can i do this by configuring the MPU. Are there any limitations to the MPU.&lt;/P&gt;</description>
      <pubDate>Tue, 03 Sep 2024 10:56:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K312-Query-on-MPU/m-p/1946222#M40487</guid>
      <dc:creator>rameshnairmetallic</dc:creator>
      <dc:date>2024-09-03T10:56:34Z</dc:date>
    </item>
    <item>
      <title>Re: S32K312 Query on MPU</title>
      <link>https://community.nxp.com/t5/S32K/S32K312-Query-on-MPU/m-p/1947169#M40549</link>
      <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/237886"&gt;@rameshnairmetallic&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;The ARM Cortex M7 core has its own MPU.&lt;/P&gt;
&lt;P&gt;Refer to ARM documentation for more details.&lt;/P&gt;
&lt;P&gt;The MCU features Extended Resource Domain Controller (XRDC).&lt;/P&gt;
&lt;P&gt;Also discussed here: &lt;A href="https://community.nxp.com/t5/S32K/Regarding-MRC-in-S32K3/td-p/1643361" target="_blank"&gt;https://community.nxp.com/t5/S32K/Regarding-MRC-in-S32K3/td-p/1643361&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 04 Sep 2024 10:38:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K312-Query-on-MPU/m-p/1947169#M40549</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2024-09-04T10:38:04Z</dc:date>
    </item>
  </channel>
</rss>

