<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: ADC Software trigger and Hardware Trigger using LPTMR along with FreeRTOS in S32K</title>
    <link>https://community.nxp.com/t5/S32K/ADC-Software-trigger-and-Hardware-Trigger-using-LPTMR-along-with/m-p/1903900#M37373</link>
    <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/204067"&gt;@prabhus&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;This requires some debugging on your side, can you follow this document and provide more information about the fault exception?&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/S32K-Knowledge-Base/Fault-handling-on-S32K14x/ta-p/1114447" target="_blank"&gt;https://community.nxp.com/t5/S32K-Knowledge-Base/Fault-handling-on-S32K14x/ta-p/1114447&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;You must ensure the ADC is not triggered by the SW and the HW at the same time.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;</description>
    <pubDate>Tue, 09 Jul 2024 08:37:34 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2024-07-09T08:37:34Z</dc:date>
    <item>
      <title>ADC Software trigger and Hardware Trigger using LPTMR along with FreeRTOS</title>
      <link>https://community.nxp.com/t5/S32K/ADC-Software-trigger-and-Hardware-Trigger-using-LPTMR-along-with/m-p/1901703#M37274</link>
      <description>&lt;P&gt;Hi, I'm working with FreeRTOS. ADC 0 has 3 channels with software triggers, while ADC 0 also has 2 channels with hardware triggers using LPTMR. ADC 1 has 5 channels triggered by a software timer. After configuring it correctly with LPTMR, ADC 0's callback works properly, but afterwards, it goes to the hard fault handler.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 08 Jul 2024 04:32:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ADC-Software-trigger-and-Hardware-Trigger-using-LPTMR-along-with/m-p/1901703#M37274</guid>
      <dc:creator>prabhus</dc:creator>
      <dc:date>2024-07-08T04:32:51Z</dc:date>
    </item>
    <item>
      <title>Re: ADC Software trigger and Hardware Trigger using LPTMR along with FreeRTOS</title>
      <link>https://community.nxp.com/t5/S32K/ADC-Software-trigger-and-Hardware-Trigger-using-LPTMR-along-with/m-p/1903900#M37373</link>
      <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/204067"&gt;@prabhus&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;This requires some debugging on your side, can you follow this document and provide more information about the fault exception?&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/S32K-Knowledge-Base/Fault-handling-on-S32K14x/ta-p/1114447" target="_blank"&gt;https://community.nxp.com/t5/S32K-Knowledge-Base/Fault-handling-on-S32K14x/ta-p/1114447&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;You must ensure the ADC is not triggered by the SW and the HW at the same time.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;</description>
      <pubDate>Tue, 09 Jul 2024 08:37:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ADC-Software-trigger-and-Hardware-Trigger-using-LPTMR-along-with/m-p/1903900#M37373</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2024-07-09T08:37:34Z</dc:date>
    </item>
    <item>
      <title>Re: ADC Software trigger and Hardware Trigger using LPTMR along with FreeRTOS</title>
      <link>https://community.nxp.com/t5/S32K/ADC-Software-trigger-and-Hardware-Trigger-using-LPTMR-along-with/m-p/1908593#M37706</link>
      <description>&lt;P&gt;is it possible to read ADC0 only with hardware trigger 2 channel and software trigger 3 channel.&lt;/P&gt;&lt;P&gt;i cant able to read two method in same adc0 alone.&lt;/P&gt;&lt;P&gt;If I set a hardware trigger using Timer0, I am unable to achieve sampling intervals of less than 10ms using the hardware trigger method alone.&lt;/P&gt;</description>
      <pubDate>Mon, 15 Jul 2024 09:35:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ADC-Software-trigger-and-Hardware-Trigger-using-LPTMR-along-with/m-p/1908593#M37706</guid>
      <dc:creator>prabhus</dc:creator>
      <dc:date>2024-07-15T09:35:33Z</dc:date>
    </item>
    <item>
      <title>Re: ADC Software trigger and Hardware Trigger using LPTMR along with FreeRTOS</title>
      <link>https://community.nxp.com/t5/S32K/ADC-Software-trigger-and-Hardware-Trigger-using-LPTMR-along-with/m-p/1909546#M37751</link>
      <description>&lt;P&gt;HI &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/204067"&gt;@prabhus&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;The ADC module can work either with SW trigger or HW trigger depending on the configuration of SC2[ADTRG].&lt;/P&gt;
&lt;P&gt;You would need to switch the configuration every time and this is not recommend.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR, Daniel&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 16 Jul 2024 08:07:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ADC-Software-trigger-and-Hardware-Trigger-using-LPTMR-along-with/m-p/1909546#M37751</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2024-07-16T08:07:05Z</dc:date>
    </item>
  </channel>
</rss>

