<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: ISR &amp;amp; interrupt Vectable</title>
    <link>https://community.nxp.com/t5/S32K/ISR-amp-interrupt-Vectable/m-p/1865361#M35337</link>
    <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/232584"&gt;@jayzhou&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I understand the vector table is in SRAM, and you want to install an ISR to the table.&lt;/P&gt;
&lt;P&gt;If you use RTD, there is already an API for that, you can refer to the code.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="danielmartynek_0-1715685734139.png" style="width: 699px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/278679iD8B711A15743BFB7/image-dimensions/699x278?v=v2" width="699" height="278" role="button" title="danielmartynek_0-1715685734139.png" alt="danielmartynek_0-1715685734139.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Tue, 14 May 2024 11:23:12 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2024-05-14T11:23:12Z</dc:date>
    <item>
      <title>ISR &amp; interrupt Vectable</title>
      <link>https://community.nxp.com/t5/S32K/ISR-amp-interrupt-Vectable/m-p/1864242#M35272</link>
      <description>&lt;P&gt;hello everyone,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;I want to load an ISR into the address of the interrupt vector table, but when I debug, I will enter a bus fault. I don't know how to solve it.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="jayzhou_1-1715589712324.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/278415iAF275838911BCD53/image-size/medium?v=v2&amp;amp;px=400" role="button" title="jayzhou_1-1715589712324.png" alt="jayzhou_1-1715589712324.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="jayzhou_2-1715589745621.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/278416iFDD4D9EE3749BDBB/image-size/medium?v=v2&amp;amp;px=400" role="button" title="jayzhou_2-1715589745621.png" alt="jayzhou_2-1715589745621.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="jayzhou_3-1715589926013.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/278420iD492B8956DC68A1D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="jayzhou_3-1715589926013.png" alt="jayzhou_3-1715589926013.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 13 May 2024 08:48:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ISR-amp-interrupt-Vectable/m-p/1864242#M35272</guid>
      <dc:creator>jayzhou</dc:creator>
      <dc:date>2024-05-13T08:48:41Z</dc:date>
    </item>
    <item>
      <title>Re: ISR &amp; interrupt Vectable</title>
      <link>https://community.nxp.com/t5/S32K/ISR-amp-interrupt-Vectable/m-p/1865361#M35337</link>
      <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/232584"&gt;@jayzhou&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I understand the vector table is in SRAM, and you want to install an ISR to the table.&lt;/P&gt;
&lt;P&gt;If you use RTD, there is already an API for that, you can refer to the code.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="danielmartynek_0-1715685734139.png" style="width: 699px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/278679iD8B711A15743BFB7/image-dimensions/699x278?v=v2" width="699" height="278" role="button" title="danielmartynek_0-1715685734139.png" alt="danielmartynek_0-1715685734139.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 14 May 2024 11:23:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ISR-amp-interrupt-Vectable/m-p/1865361#M35337</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2024-05-14T11:23:12Z</dc:date>
    </item>
    <item>
      <title>Re: ISR &amp; interrupt Vectable</title>
      <link>https://community.nxp.com/t5/S32K/ISR-amp-interrupt-Vectable/m-p/1865798#M35368</link>
      <description>&lt;P&gt;hello Daniel,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;I 'm very happy to receive your answer ,but&amp;nbsp; it seems still not work .I am working on the SPD(bist &amp;amp; eMcem)&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; when I used this api&amp;nbsp; &amp;nbsp;(&lt;SPAN&gt;IntCtrl_Ip_InstallHandler)&amp;nbsp; as the picture shows below,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="jayzhou_0-1715738132682.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/278787iE5A7D20E0A2EDC15/image-size/medium?v=v2&amp;amp;px=400" role="button" title="jayzhou_0-1715738132682.png" alt="jayzhou_0-1715738132682.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;when I Debug this elf,the trace32 entered to the stepping mode ,I don't know this ,if I still have some error behaviors,Please contact to me ,thanks sincerely.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="jayzhou_1-1715738288471.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/278788iA45072C28374B4C4/image-size/medium?v=v2&amp;amp;px=400" role="button" title="jayzhou_1-1715738288471.png" alt="jayzhou_1-1715738288471.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 15 May 2024 01:59:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ISR-amp-interrupt-Vectable/m-p/1865798#M35368</guid>
      <dc:creator>jayzhou</dc:creator>
      <dc:date>2024-05-15T01:59:06Z</dc:date>
    </item>
    <item>
      <title>Re: ISR &amp; interrupt Vectable</title>
      <link>https://community.nxp.com/t5/S32K/ISR-amp-interrupt-Vectable/m-p/1865987#M35382</link>
      <description>&lt;P&gt;Is the vector table in SRAM?&lt;/P&gt;
&lt;P&gt;What is the value of the VTOR register?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR, Daniel&lt;/P&gt;</description>
      <pubDate>Wed, 15 May 2024 06:57:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/ISR-amp-interrupt-Vectable/m-p/1865987#M35382</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2024-05-15T06:57:42Z</dc:date>
    </item>
  </channel>
</rss>

