<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: eMIOS triggered BCTU ADC: Configuration of BCTU List in S32K</title>
    <link>https://community.nxp.com/t5/S32K/eMIOS-triggered-BCTU-ADC-Configuration-of-BCTU-List/m-p/1863264#M35201</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/199320"&gt;@_Leo_&lt;/a&gt;&amp;nbsp;,&lt;BR /&gt;&lt;BR /&gt;I came to the same conclusion as you mentioned. Hence I have reduced the trigger rate to 2 frequencies. Unfortunately, the signal mapping to the pin config is fixed for now. So that means we are still working with 3 ADCs (0, 1 and 2).&lt;BR /&gt;&lt;BR /&gt;To consider this change I have 6 triggers (One per trigger rate per ADC).&lt;BR /&gt;Eg:&lt;BR /&gt;Trigger 1: 50 kHz for ADC0&lt;BR /&gt;Trigger 2: 50 kHz for ADC1&lt;BR /&gt;Trigger 3: 50 kHz for ADC2&lt;BR /&gt;Trigger 4: 5 kHz for ADC0&lt;BR /&gt;Trigger 5: 5 kHz for ADC1&lt;BR /&gt;Trigger 6: 5 kHz for ADC2&lt;BR /&gt;&lt;BR /&gt;This approach saves me from sampling signals at unwanted rates thereby having no unwanted signals in the FIFO. This in turn reduces the number of CPU interrupts when the BCTU FIFO is full (or crosses the watermark value) compared to the case where we have unwanted samples in the FIFO that would be discarded.&lt;BR /&gt;&lt;BR /&gt;But thank you for your recommendation. It validates my thinking regarding the BCTU and ADC configuration.&lt;/P&gt;</description>
    <pubDate>Fri, 10 May 2024 08:29:12 GMT</pubDate>
    <dc:creator>Samuel_DCosta</dc:creator>
    <dc:date>2024-05-10T08:29:12Z</dc:date>
    <item>
      <title>eMIOS triggered BCTU ADC: Configuration of BCTU List</title>
      <link>https://community.nxp.com/t5/S32K/eMIOS-triggered-BCTU-ADC-Configuration-of-BCTU-List/m-p/1850768#M34410</link>
      <description>&lt;P&gt;Hi,&lt;BR /&gt;&lt;BR /&gt;I am using the S32K344 --&amp;gt; S32K3X4EVB-T172 evaluation board and I need to make the following configuration for the ADC which is triggered by the eMIOS via the BCTU.&lt;/P&gt;&lt;TABLE width="632"&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;&lt;STRONG&gt;Sinal Name&lt;/STRONG&gt;&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;&lt;STRONG&gt;Pin Config&lt;/STRONG&gt;&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;&lt;STRONG&gt;Trigger Rate&lt;/STRONG&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 1&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC0_P2&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;50kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="36px"&gt;Signal 2&lt;/TD&gt;&lt;TD width="258.675px" height="36px"&gt;ADC0_P6&lt;/TD&gt;&lt;TD width="150.85px" height="36px"&gt;50kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 3&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC1_P6&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;40 kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 4&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC1_P7&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;40 kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 5&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC0_S14&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;40 kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 6&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC0_S15&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;40 kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 7&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC1_P4&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;40 kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 8&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC1_P5&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;40 kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 9&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC0_S10&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;40 kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 10&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC0_S16&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;40 kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 11&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC2_P3&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;2kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 12&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC2_P4&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;2kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 13&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC2_P5&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;2kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 14&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC2_P6&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;2kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 15&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC2_P7&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;2kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 16&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC2_P0&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;2kHz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 17&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC0_S17&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;200Hz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 18&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC1_S12&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;200Hz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 19&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC0_S19&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;200Hz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 20&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC1_S10&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;200Hz&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="221.675px" height="24px"&gt;Signal 21&lt;/TD&gt;&lt;TD width="258.675px" height="24px"&gt;ADC1_P1&lt;/TD&gt;&lt;TD width="150.85px" height="24px"&gt;200Hz&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&lt;BR /&gt;Following is my configuration:&lt;BR /&gt;&lt;U&gt;EMIOS Config&lt;/U&gt;&lt;BR /&gt;eMIOS0_CH0 to eMIOS0_CH2: Configured&amp;nbsp;@ 50kHz&lt;/P&gt;&lt;P&gt;eMIOS0_CH3 to eMIOS0_CH5:&amp;nbsp;Configured&amp;nbsp;@ 40kHz&lt;/P&gt;&lt;P&gt;eMIOS0_CH6 to eMIOS0_CH8:&amp;nbsp;Configured&amp;nbsp;@ 2kHz&lt;/P&gt;&lt;P&gt;eMIOS0_CH16 eMIOS0_CH22 and eMIOS0_CH23:&amp;nbsp;Configured&amp;nbsp;@ 200Hz&lt;BR /&gt;&lt;BR /&gt;I am a little confused with the configuration of the BCTU Internal triggers and its mapping to the BCTU List. Here is my configuration:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;I categorized my BCTU List based on ADC0, ADC1 and ADC2&lt;/LI&gt;&lt;LI&gt;Another category I made was to have BCTU triggers based on trigger rate&lt;/LI&gt;&lt;LI&gt;For each signal in the BCTU list the appropriate ADC channel ID was selected based on the table above. Eg:&amp;nbsp;P6_ChanNum6&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;Based on the above my BCTU List looks like this:&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;BCTU List 1: Contains signals triggered at 50kHz and ADC0&lt;/LI&gt;&lt;LI&gt;BCTU List 2: Contains signals triggered at 40kHz and ADC0&lt;/LI&gt;&lt;LI&gt;BCTU List 3: Contains signals triggered at 2kHz and ADC0&lt;/LI&gt;&lt;LI&gt;BCTU List 4: Contains signals triggered at 200Hz and ADC0&lt;/LI&gt;&lt;LI&gt;BCTU List 5: Contains signals triggered at 50kHz and ADC1&lt;/LI&gt;&lt;LI&gt;BCTU List 6: Contains signals triggered at 40kHz and ADC1&lt;/LI&gt;&lt;LI&gt;BCTU List 7: Contains signals triggered at 2kHz and ADC1&lt;/LI&gt;&lt;LI&gt;BCTU List 8: Contains signals triggered at 200Hz and ADC1&lt;/LI&gt;&lt;LI&gt;BCTU List 9: Contains signals triggered at 50kHz and ADC2&lt;/LI&gt;&lt;LI&gt;BCTU List 10: Contains signals triggered at 40kHz and ADC2&lt;/LI&gt;&lt;LI&gt;BCTU List 11: Contains signals triggered at 2kHz and ADC2&lt;/LI&gt;&lt;LI&gt;BCTU List 12: Contains signals triggered at 200Hz and ADC2&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;And then based on the above, I would have 12 internal triggers to trigger each list.&lt;BR /&gt;I want to make sure that each signal is sampled only at the given trigger rate once.&lt;BR /&gt;&lt;BR /&gt;Eg:&lt;/P&gt;&lt;P&gt;BCTU List 1 will be triggered by eMIOS_CH0 with ADC target mask as 1 &amp;lt;&amp;lt; 0 (for ADC 0)&lt;/P&gt;&lt;P&gt;BCTU List 12 will be triggered by eMIOS0_CH23 with ADC target mask as 1 &amp;lt;&amp;lt; 2 (for ADC 2)&lt;BR /&gt;__________________________________________________________________________________&lt;BR /&gt;&lt;BR /&gt;Is this the right way to configure the BCTU list? I want to ensure that each signal is triggered only once during the trigger period. Hence I am choosing to NOT select a cross-trigger (eg: ADC target mask&amp;nbsp; = 3)&lt;BR /&gt;&lt;BR /&gt;I would like to have your input if the configuration can be optimised.&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 19 Apr 2024 13:48:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/eMIOS-triggered-BCTU-ADC-Configuration-of-BCTU-List/m-p/1850768#M34410</guid>
      <dc:creator>Samuel_DCosta</dc:creator>
      <dc:date>2024-04-19T13:48:28Z</dc:date>
    </item>
    <item>
      <title>Re: eMIOS triggered BCTU ADC: Configuration of BCTU List</title>
      <link>https://community.nxp.com/t5/S32K/eMIOS-triggered-BCTU-ADC-Configuration-of-BCTU-List/m-p/1852880#M34561</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thank you so much for your interest in our products and for using our community.&lt;/P&gt;
&lt;P&gt;The &lt;EM&gt;4.2.4. Analogue data capturing&lt;/EM&gt; section from &lt;A href="https://www.nxp.com/webapp/Download?colCode=AN13767" target="_blank"&gt;AN13767&lt;/A&gt; describes an EMIOS + BCTU + ADC configuration just like you are working and can be taken as reference.&lt;/P&gt;
&lt;P&gt;Hope it helps you. Please let me know if you have more questions about it.&lt;/P&gt;
&lt;P&gt;Have a nice day!&lt;/P&gt;</description>
      <pubDate>Wed, 24 Apr 2024 01:09:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/eMIOS-triggered-BCTU-ADC-Configuration-of-BCTU-List/m-p/1852880#M34561</guid>
      <dc:creator>_Leo_</dc:creator>
      <dc:date>2024-04-24T01:09:49Z</dc:date>
    </item>
    <item>
      <title>Re: eMIOS triggered BCTU ADC: Configuration of BCTU List</title>
      <link>https://community.nxp.com/t5/S32K/eMIOS-triggered-BCTU-ADC-Configuration-of-BCTU-List/m-p/1859531#M34978</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/199320"&gt;@_Leo_&lt;/a&gt;&amp;nbsp;,&lt;BR /&gt;&lt;BR /&gt;Thank you for your reply. I see the example uses a similar configuration except for a cross-trigger. Here we are trying to avoid a cross trigger as we would have results in the FIFO which we would not use. That would also cause the FIFO interrupts (once the number of entries in the FIFO exceeds the watermark value) to be generated more frequently which is not desirable.&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;Let me explain it with an example:&lt;BR /&gt;&lt;BR /&gt;From the above table let's say we enable cross-triggers, and we have 3 triggers, namely A, B and C&amp;nbsp;to trigger channel 6 of ADC0,&amp;nbsp;ADC1 and&amp;nbsp;ADC2 (Target Mask = 0b111 for all 3 triggers)&lt;BR /&gt;&lt;BR /&gt;Trigger A = 50 kHz&lt;BR /&gt;Trigger B = 40 kHz&lt;BR /&gt;Trigger C = 2 kHz&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;ADC0_P6 --&amp;gt; Needs to be triggered&amp;nbsp;@ 50 kHz --&amp;gt;&amp;nbsp;Signal 2&lt;BR /&gt;ADC1_P6 --&amp;gt; Needs to be triggered&amp;nbsp;@ 40 kHz&amp;nbsp;--&amp;gt;&amp;nbsp;Signal 3&lt;BR /&gt;ADC2_P6 --&amp;gt; Needs to be triggered&amp;nbsp;@ 2 kHz&amp;nbsp;--&amp;gt;&amp;nbsp;Signal 14&lt;BR /&gt;&lt;BR /&gt;That means the FIFO will be filled with sampled results of SIgnal 2, 3 and 14 at 50 kHz, 40 kHz and 2 kHz each.&lt;BR /&gt;I only need Signal 14 at 2 kHz and &lt;STRONG&gt;NOT&lt;/STRONG&gt; at 40 kHz and 50 kHz.&lt;BR /&gt;But having cross triggers enabled the FIFO buffers will be filled with Signal 14 at&amp;nbsp;40 kHz and 50 kHz anyway, which I will have to discard once read. This is why my preference of having a trigger specific to a ADC at a particular rate and not cross trigger.&lt;BR /&gt;&lt;BR /&gt;Is my understanding correct? Or can this approach be simplified?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 06 May 2024 08:15:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/eMIOS-triggered-BCTU-ADC-Configuration-of-BCTU-List/m-p/1859531#M34978</guid>
      <dc:creator>Samuel_DCosta</dc:creator>
      <dc:date>2024-05-06T08:15:43Z</dc:date>
    </item>
    <item>
      <title>Re: eMIOS triggered BCTU ADC: Configuration of BCTU List</title>
      <link>https://community.nxp.com/t5/S32K/eMIOS-triggered-BCTU-ADC-Configuration-of-BCTU-List/m-p/1862904#M35183</link>
      <description>&lt;P&gt;Hi again,&lt;/P&gt;
&lt;P&gt;Your approach is quite interesting but makes me noise that you want trigger multiple channels from the same ADC module at different frequencies.&lt;/P&gt;
&lt;P&gt;I recommend you to trigger all channels from a single ADC module to a single frequency to simplify.&lt;/P&gt;
&lt;P&gt;And if you need a fourth trigger rate, you can use a trigger rate value which is a multiple of two desired trigger rates. In this way you will have dummy measurement that you can skip.&lt;/P&gt;
&lt;P&gt;Have a nice day!&lt;/P&gt;</description>
      <pubDate>Fri, 10 May 2024 00:41:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/eMIOS-triggered-BCTU-ADC-Configuration-of-BCTU-List/m-p/1862904#M35183</guid>
      <dc:creator>_Leo_</dc:creator>
      <dc:date>2024-05-10T00:41:28Z</dc:date>
    </item>
    <item>
      <title>Re: eMIOS triggered BCTU ADC: Configuration of BCTU List</title>
      <link>https://community.nxp.com/t5/S32K/eMIOS-triggered-BCTU-ADC-Configuration-of-BCTU-List/m-p/1863264#M35201</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/199320"&gt;@_Leo_&lt;/a&gt;&amp;nbsp;,&lt;BR /&gt;&lt;BR /&gt;I came to the same conclusion as you mentioned. Hence I have reduced the trigger rate to 2 frequencies. Unfortunately, the signal mapping to the pin config is fixed for now. So that means we are still working with 3 ADCs (0, 1 and 2).&lt;BR /&gt;&lt;BR /&gt;To consider this change I have 6 triggers (One per trigger rate per ADC).&lt;BR /&gt;Eg:&lt;BR /&gt;Trigger 1: 50 kHz for ADC0&lt;BR /&gt;Trigger 2: 50 kHz for ADC1&lt;BR /&gt;Trigger 3: 50 kHz for ADC2&lt;BR /&gt;Trigger 4: 5 kHz for ADC0&lt;BR /&gt;Trigger 5: 5 kHz for ADC1&lt;BR /&gt;Trigger 6: 5 kHz for ADC2&lt;BR /&gt;&lt;BR /&gt;This approach saves me from sampling signals at unwanted rates thereby having no unwanted signals in the FIFO. This in turn reduces the number of CPU interrupts when the BCTU FIFO is full (or crosses the watermark value) compared to the case where we have unwanted samples in the FIFO that would be discarded.&lt;BR /&gt;&lt;BR /&gt;But thank you for your recommendation. It validates my thinking regarding the BCTU and ADC configuration.&lt;/P&gt;</description>
      <pubDate>Fri, 10 May 2024 08:29:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/eMIOS-triggered-BCTU-ADC-Configuration-of-BCTU-List/m-p/1863264#M35201</guid>
      <dc:creator>Samuel_DCosta</dc:creator>
      <dc:date>2024-05-10T08:29:12Z</dc:date>
    </item>
  </channel>
</rss>

