<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: S32k3xx SRR bug in S32K</title>
    <link>https://community.nxp.com/t5/S32K/S32k3xx-SRR-bug/m-p/1850396#M34389</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;SPAN&gt;Brendan,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Chapter &lt;STRONG&gt;&lt;EM&gt;2.2 List of fixed issues from S32K1xx RTM 4.0.2.&lt;/EM&gt;&lt;/STRONG&gt; of &lt;STRONG&gt;&lt;EM&gt;S32SDK_for_S32K1xx_RTM_4.0.3_ReleaseNotes.pdf&lt;/EM&gt;&amp;nbsp;&lt;/STRONG&gt;mentioned&amp;nbsp;&lt;EM&gt;&lt;STRONG&gt;can_pal&lt;/STRONG&gt; CAN extended message TX, SRR bit wrong configuration.&lt;/EM&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;This bug has been fixed. It's not an issue on the S32K3xx.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Robin&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
    <pubDate>Fri, 19 Apr 2024 05:17:38 GMT</pubDate>
    <dc:creator>Robin_Shen</dc:creator>
    <dc:date>2024-04-19T05:17:38Z</dc:date>
    <item>
      <title>S32k3xx SRR bug</title>
      <link>https://community.nxp.com/t5/S32K/S32k3xx-SRR-bug/m-p/1850049#M34366</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Customer: IO Controls&lt;/P&gt;
&lt;P&gt;Part: S32K3xx&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I am working with a customer switching from MPC5747G to the S32K3xx MCU&amp;nbsp;&amp;nbsp;since MPC5748 lacks the feature to set the “CAN messages ID” as the FCAN receive/send MBDT block input.&lt;/P&gt;
&lt;P&gt;There seems to be an issue in the SDK for the S32k1xx.&amp;nbsp;When the CAN id is an extended id, the SRR bit must be set.&amp;nbsp; But the SDK generates the SRR bit as cleared.&amp;nbsp; I have attached the link of the previous post here:&amp;nbsp;&lt;A href="https://community.nxp.com/t5/S32-SDK/How-to-set-S32K-CAN-bit-SRR-to-1/m-p/1072692" target="_blank" rel="noopener"&gt;How to set S32K CAN bit-SRR to 1 - NXP Community&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;I have not been able to confirm if this bug has been fixed, has it been resolved?&lt;/P&gt;
&lt;P&gt;If it has not been resolved for the S32K1xx, is it also an issue on the S32K3xx?&lt;/P&gt;
&lt;P&gt;Thanks,&lt;/P&gt;
&lt;P&gt;Brendan&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 18 Apr 2024 17:14:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32k3xx-SRR-bug/m-p/1850049#M34366</guid>
      <dc:creator>bschuster1031</dc:creator>
      <dc:date>2024-04-18T17:14:41Z</dc:date>
    </item>
    <item>
      <title>Re: S32k3xx SRR bug</title>
      <link>https://community.nxp.com/t5/S32K/S32k3xx-SRR-bug/m-p/1850396#M34389</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;SPAN&gt;Brendan,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Chapter &lt;STRONG&gt;&lt;EM&gt;2.2 List of fixed issues from S32K1xx RTM 4.0.2.&lt;/EM&gt;&lt;/STRONG&gt; of &lt;STRONG&gt;&lt;EM&gt;S32SDK_for_S32K1xx_RTM_4.0.3_ReleaseNotes.pdf&lt;/EM&gt;&amp;nbsp;&lt;/STRONG&gt;mentioned&amp;nbsp;&lt;EM&gt;&lt;STRONG&gt;can_pal&lt;/STRONG&gt; CAN extended message TX, SRR bit wrong configuration.&lt;/EM&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;This bug has been fixed. It's not an issue on the S32K3xx.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Robin&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Fri, 19 Apr 2024 05:17:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32k3xx-SRR-bug/m-p/1850396#M34389</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2024-04-19T05:17:38Z</dc:date>
    </item>
  </channel>
</rss>

