<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: May I ask a reference code to enable SPI#2 for S32K146 ? in S32K</title>
    <link>https://community.nxp.com/t5/S32K/May-I-ask-a-reference-code-to-enable-SPI-2-for-S32K146/m-p/839851#M3349</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;You can use the following code:&lt;/P&gt;&lt;PRE class="language-none line-numbers"&gt;&lt;CODE&gt;PCC-&amp;gt;PCCn[PCC_PORTB_INDEX] |= PCC_PCCn_CGC_MASK; /* Enable clock for PORTB */
PORTB-&amp;gt;PCR[25] |= PORT_PCR_MUX(5); /* Port B25: MUX = ALT5, LPSPI2_PSC0 */
PORTB-&amp;gt;PCR[27] |= PORT_PCR_MUX(5); /* Port B27: MUX = ALT5, LPSPI2_SOUT */
PORTB-&amp;gt;PCR[28] |= PORT_PCR_MUX(5); /* Port B28: MUX = ALT5, LPSPI2_SIN */
PORTB-&amp;gt;PCR[29] |= PORT_PCR_MUX(5); /* Port B29: MUX = ALT5, LPSPI2_SCK */&lt;SPAN class="line-numbers-rows"&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/CODE&gt;&lt;/PRE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;BR /&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 23 Jul 2018 12:17:29 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2018-07-23T12:17:29Z</dc:date>
    <item>
      <title>May I ask a reference code to enable SPI#2 for S32K146 ?</title>
      <link>https://community.nxp.com/t5/S32K/May-I-ask-a-reference-code-to-enable-SPI-2-for-S32K146/m-p/839850#M3348</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear NXP team,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Do you have a reference code to enable the SPI#2 for S32K146 ?&lt;/P&gt;&lt;P&gt;Or could you send me the pinmux table for it ?&lt;/P&gt;&lt;P&gt;I wonna know which configuration for pinmux makes it enable the SPI#2 (PTB25, 27, 28, 29)&lt;/P&gt;&lt;P&gt;Please reply it.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Yongho Shin.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Jul 2018 05:11:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/May-I-ask-a-reference-code-to-enable-SPI-2-for-S32K146/m-p/839850#M3348</guid>
      <dc:creator>yongho_shin</dc:creator>
      <dc:date>2018-07-23T05:11:09Z</dc:date>
    </item>
    <item>
      <title>Re: May I ask a reference code to enable SPI#2 for S32K146 ?</title>
      <link>https://community.nxp.com/t5/S32K/May-I-ask-a-reference-code-to-enable-SPI-2-for-S32K146/m-p/839851#M3349</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;You can use the following code:&lt;/P&gt;&lt;PRE class="language-none line-numbers"&gt;&lt;CODE&gt;PCC-&amp;gt;PCCn[PCC_PORTB_INDEX] |= PCC_PCCn_CGC_MASK; /* Enable clock for PORTB */
PORTB-&amp;gt;PCR[25] |= PORT_PCR_MUX(5); /* Port B25: MUX = ALT5, LPSPI2_PSC0 */
PORTB-&amp;gt;PCR[27] |= PORT_PCR_MUX(5); /* Port B27: MUX = ALT5, LPSPI2_SOUT */
PORTB-&amp;gt;PCR[28] |= PORT_PCR_MUX(5); /* Port B28: MUX = ALT5, LPSPI2_SIN */
PORTB-&amp;gt;PCR[29] |= PORT_PCR_MUX(5); /* Port B29: MUX = ALT5, LPSPI2_SCK */&lt;SPAN class="line-numbers-rows"&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/CODE&gt;&lt;/PRE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;BR /&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Jul 2018 12:17:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/May-I-ask-a-reference-code-to-enable-SPI-2-for-S32K146/m-p/839851#M3349</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2018-07-23T12:17:29Z</dc:date>
    </item>
  </channel>
</rss>

