<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32KのトピックRe: LPUART at Very Low Baud?</title>
    <link>https://community.nxp.com/t5/S32K/LPUART-at-Very-Low-Baud/m-p/839098#M3337</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&amp;nbsp;&lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/gbrowne"&gt;gbrowne&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It is possible to reduce source clock for the LPUART. So, for example, If you are using divider SOSCDIV2 you can divide 8 MHz by 64. After&amp;nbsp;that can be calculated 125000/1250/25 = 4 bps.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I hope it helps you.&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Diana&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 23 Jul 2018 11:40:24 GMT</pubDate>
    <dc:creator>dianabatrlova</dc:creator>
    <dc:date>2018-07-23T11:40:24Z</dc:date>
    <item>
      <title>LPUART at Very Low Baud?</title>
      <link>https://community.nxp.com/t5/S32K/LPUART-at-Very-Low-Baud/m-p/839097#M3336</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I want to be able to run the LPUART at a very low baud rate (e.g. 4 bps).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have an 8MHz oscillator running my S32K144, so it would seem that the lowest baud I would be able to get, by maxing out the SBR and OSR, is 8000000/8191/32 = 30.5 bps, which I have verified on my scope.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there any way I can drive that lower to get down into the 4 bps range?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-Greg&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 20 Jul 2018 19:28:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPUART-at-Very-Low-Baud/m-p/839097#M3336</guid>
      <dc:creator>gbrowne</dc:creator>
      <dc:date>2018-07-20T19:28:47Z</dc:date>
    </item>
    <item>
      <title>Re: LPUART at Very Low Baud?</title>
      <link>https://community.nxp.com/t5/S32K/LPUART-at-Very-Low-Baud/m-p/839098#M3337</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&amp;nbsp;&lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/gbrowne"&gt;gbrowne&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It is possible to reduce source clock for the LPUART. So, for example, If you are using divider SOSCDIV2 you can divide 8 MHz by 64. After&amp;nbsp;that can be calculated 125000/1250/25 = 4 bps.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I hope it helps you.&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Diana&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Jul 2018 11:40:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/LPUART-at-Very-Low-Baud/m-p/839098#M3337</guid>
      <dc:creator>dianabatrlova</dc:creator>
      <dc:date>2018-07-23T11:40:24Z</dc:date>
    </item>
  </channel>
</rss>

