<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: S32K118 Clock Monitoring Unit Configuration in S32K</title>
    <link>https://community.nxp.com/t5/S32K/S32K118-Clock-Monitoring-Unit-Configuration/m-p/836053#M3299</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Daniel,&lt;/P&gt;&lt;P&gt;Thank you so much for your answer. This was indeed the issue.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However I have another inquiry about the clock monitoring unit, I understand I can manipulate the thresholds in HTCR and LTCR registers to generate a Loss of Clock reset when monitoring the FIRC, I already tested&amp;nbsp;that. But&amp;nbsp;how can I&amp;nbsp;change the CMU configuration to generate&amp;nbsp;the same reset&amp;nbsp;using the internal SOSC (8MHz) in S32K118 EVB? or does the CMU&amp;nbsp;monitor only the FIRC?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks and Regards,&lt;/P&gt;&lt;P&gt;Sherif&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 31 Dec 2018 18:03:31 GMT</pubDate>
    <dc:creator>sherifomar</dc:creator>
    <dc:date>2018-12-31T18:03:31Z</dc:date>
    <item>
      <title>S32K118 Clock Monitoring Unit Configuration</title>
      <link>https://community.nxp.com/t5/S32K/S32K118-Clock-Monitoring-Unit-Configuration/m-p/836051#M3297</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I am working with S32K118 and I am trying to configure the clock monitoring unit according to the below steps in the manual:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/71084i68D2E5CEE095F7E4/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;However, when trying to write in any register of the clock monitoring unit such as RCCR / HTCR / LTCR / IER / GCR ,&lt;/P&gt;&lt;P&gt;A hard fault exception is generated and I am unable to change the registers' value at all.&lt;/P&gt;&lt;P&gt;Is there some protection on these registers that I have to unlock before writing?&lt;/P&gt;&lt;P&gt;Appreciate your kind help.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks and Regards.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 27 Dec 2018 12:36:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K118-Clock-Monitoring-Unit-Configuration/m-p/836051#M3297</guid>
      <dc:creator>sherifomar</dc:creator>
      <dc:date>2018-12-27T12:36:24Z</dc:date>
    </item>
    <item>
      <title>Re: S32K118 Clock Monitoring Unit Configuration</title>
      <link>https://community.nxp.com/t5/S32K/S32K118-Clock-Monitoring-Unit-Configuration/m-p/836052#M3298</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;Have you enabled the CMU clock?&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/71134iA52A8FE490F8E2FE/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 29 Dec 2018 17:56:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K118-Clock-Monitoring-Unit-Configuration/m-p/836052#M3298</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2018-12-29T17:56:55Z</dc:date>
    </item>
    <item>
      <title>Re: S32K118 Clock Monitoring Unit Configuration</title>
      <link>https://community.nxp.com/t5/S32K/S32K118-Clock-Monitoring-Unit-Configuration/m-p/836053#M3299</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Daniel,&lt;/P&gt;&lt;P&gt;Thank you so much for your answer. This was indeed the issue.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However I have another inquiry about the clock monitoring unit, I understand I can manipulate the thresholds in HTCR and LTCR registers to generate a Loss of Clock reset when monitoring the FIRC, I already tested&amp;nbsp;that. But&amp;nbsp;how can I&amp;nbsp;change the CMU configuration to generate&amp;nbsp;the same reset&amp;nbsp;using the internal SOSC (8MHz) in S32K118 EVB? or does the CMU&amp;nbsp;monitor only the FIRC?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks and Regards,&lt;/P&gt;&lt;P&gt;Sherif&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 31 Dec 2018 18:03:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K118-Clock-Monitoring-Unit-Configuration/m-p/836053#M3299</guid>
      <dc:creator>sherifomar</dc:creator>
      <dc:date>2018-12-31T18:03:31Z</dc:date>
    </item>
    <item>
      <title>Re: S32K118 Clock Monitoring Unit Configuration</title>
      <link>https://community.nxp.com/t5/S32K/S32K118-Clock-Monitoring-Unit-Configuration/m-p/836054#M3300</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Sherif,&lt;/P&gt;&lt;P&gt;CMU does not monitor SOSC.&lt;/P&gt;&lt;P&gt;Section&amp;nbsp;25.2.2.4 Loss-of-clock (LOC), RM rev.9. shows how to enable the SOSC monitor.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 03 Jan 2019 20:25:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32K/S32K118-Clock-Monitoring-Unit-Configuration/m-p/836054#M3300</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2019-01-03T20:25:09Z</dc:date>
    </item>
  </channel>
</rss>

